This website requires JavaScript.
ReeceSX
Explore
Aurora
Register
Sign In
AuroraMiddleware
/
SPIRV-Cross
Watch
1
Star
0
Fork
0
You've already forked SPIRV-Cross
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
3,348
Commits
1
Branch
0
Tags
17
MiB
adf0995bb9
Commit Graph
2 Commits
Author
SHA1
Message
Date
Hans-Kristian Arntzen
3776d8978c
GLSL: Force block declaration if clip/cull is used in tesc.
2021-01-07 15:32:15 +01:00
Hans-Kristian Arntzen
175381fe08
GLSL: Handle some extreme edge cases in Output variable initialization.
...
Deal with patch blocks, arrays of patch blocks, arrays of blocks, etc.
2021-01-05 12:06:36 +01:00