This website requires JavaScript.
ReeceSX
Explore
Aurora
Register
Sign In
AuroraMiddleware
/
SPIRV-Cross
Watch
1
Star
0
Fork
0
You've already forked SPIRV-Cross
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
932ee0e328
SPIRV-Cross
/
reference
/
shaders-msl
History
Hans-Kristian Arntzen
932ee0e328
Deal correctly with return sign of bitscan operations.
2019-07-12 10:57:56 +02:00
..
asm
MSL: Handle coherent, volatile, and restrict.
2019-07-11 10:22:30 -05:00
comp
MSL: Handle coherent, volatile, and restrict.
2019-07-11 10:22:30 -05:00
desktop-only
MSL: Rewrite how resource indices are fallback-assigned.
2019-06-21 12:54:08 +02:00
flatten
MSL: Rewrite how resource indices are fallback-assigned.
2019-06-21 12:54:08 +02:00
frag
Merge pull request
#1078
from cdavis5e/post-depth-coverage
2019-07-12 09:56:26 +02:00
legacy
/vert
CompilerMSL support matrices & arrays in stage-in & stage-out.
2018-06-12 11:41:35 -04:00
tesc
Fix tests for device->constant address space change in MSL tessellation control shader generation.
2019-04-10 18:37:04 +01:00
tese
MSL: Rewrite how resource indices are fallback-assigned.
2019-06-21 12:54:08 +02:00
vert
Deal correctly with return sign of bitscan operations.
2019-07-12 10:57:56 +02:00
vulkan
MSL: Handle packed matrices.
2019-07-10 18:37:31 -05:00