This website requires JavaScript.
ReeceSX
Explore
Aurora
Register
Sign In
AuroraMiddleware
/
SPIRV-Cross
Watch
1
Star
0
Fork
0
You've already forked SPIRV-Cross
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
c084973c67
SPIRV-Cross
/
reference
/
shaders-msl-no-opt
/
asm
History
Hans-Kristian Arntzen
4b9e60273c
Add tests for OpCompositeInsert edge cases.
2022-05-18 16:43:32 +02:00
..
comp
Test aliased names in declared LUTs.
2022-01-18 12:39:16 +01:00
frag
Add tests for OpCompositeInsert edge cases.
2022-05-18 16:43:32 +02:00
masking
MSL: Use var name instead of var-type name for flattened interface members.
2022-03-04 11:38:53 -05:00
packing
Attempt more optimal codegen for OpCompositeInsert.
2022-05-18 16:37:33 +02:00
tesc
MSL: Use var name instead of var-type name for flattened interface members.
2022-03-04 11:38:53 -05:00
tese
MSL: Improve handling of split tessellation access chains.
2021-05-21 16:32:03 +02:00
vert
MSL: Handle awkward mix and match of Offset / ArrayStride in constants.
2022-03-22 12:25:09 +01:00
temporary.zero-initialize.asm.frag
Add support for forcefully zero-initialized variables.
2020-03-26 13:38:27 +01:00