glibc/sysdeps/riscv/preconfigure

72 lines
1.4 KiB
Plaintext
Raw Normal View History

RISC-V: Build Infastructure This patch lays out the top-level orginazition of the RISC-V port. It contains all the Implies files as well as various other fragments of build infastructure for the RISC-V port. This contains the only change to a shared file: config.h.in. RISC-V is a family of base ISAs with optional extensions. The base ISAs are RV32I and RV64I, which are 32-bit and 64-bit integer-only ISAs, but this port currently only supports RV64I based systems. Support for RISC-V lives in in sysdeps/riscv. In addition to these ISAs, our glibc port supports most of the currently-defined extensions: the A extension for atomics, the M extension for multiplication, the C extension for compressed instructions, and the F/D extensions for single/double precision IEEE floating-point. Most of these extensions are handled by GCC, but glibc defines various floating-point wrappers and emulation routines as well as some atomic wrappers. We support running glibc-based programs on Linux, the support for which lives in sysdeps/unix/sysv/linux/riscv. 2018-01-29 Palmer Dabbelt <palmer@sifive.com> * sysdeps/riscv/Implies: New file. * sysdeps/riscv/Makefile: Likewise. * sysdeps/riscv/configure: Likewise. * sysdeps/riscv/configure.ac: Likewise. * sysdeps/riscv/nptl/Makefile: Likewise. * sysdeps/riscv/preconfigure: Likewise. * sysdeps/riscv/rv64/Implies-after: Likewise. * sysdeps/riscv/rv64/rvd/Implies: Likewise. * sysdeps/riscv/rv64/rvf/Implies: Likewise. * sysdeps/unix/sysv/linux/riscv/Implies: Likewise. * sysdeps/unix/sysv/linux/riscv/Makefile: Likewise. * sysdeps/unix/sysv/linux/riscv/Versions: Likewise. * sysdeps/unix/sysv/linux/riscv/configure: Likewise. * sysdeps/unix/sysv/linux/riscv/configure.ac: Likewise. * sysdeps/unix/sysv/linux/riscv/ldd-rewrite.sed: Likewise. * sysdeps/unix/sysv/linux/riscv/rv64/Implies: Likewise. * sysdeps/unix/sysv/linux/riscv/rv64/Makefile: Likewise. * sysdeps/unix/sysv/linux/riscv/shlib-versions: Likewise.
2018-01-29 18:30:24 +00:00
case "$machine" in
riscv*)
xlen=`$CC $CFLAGS $CPPFLAGS -E -dM -xc /dev/null | sed -n 's/^#define __riscv_xlen \(.*\)/\1/p'`
flen=`$CC $CFLAGS $CPPFLAGS -E -dM -xc /dev/null | sed -n 's/^#define __riscv_flen \(.*\)/\1/p'`
float_abi=`$CC $CFLAGS $CPPFLAGS -E -dM -xc /dev/null | sed -n 's/^#define __riscv_float_abi_\([^ ]*\) .*/\1/p'`
atomic=`$CC $CFLAGS $CPPFLAGS -E -dM -xc /dev/null | grep '#define __riscv_atomic' | cut -d' ' -f2`
case "$xlen" in
32)
echo "glibc does not yet support 32-bit systems" >&2
exit 1
;;
64)
;;
*)
echo "Unable to determine XLEN" >&2
exit 1
;;
esac
case "$flen" in
64)
float_machine=rvd
with_fp_cond=1
;;
32)
echo "glibc does not yet support systems with the F but not D extensions" >&2
exit 1
;;
"")
with_fp_cond=0
;;
*)
echo "Unable to determine FLEN" >&2
exit 1
;;
esac
case "$float_abi" in
soft)
abi_flen=0
;;
single)
echo "glibc does not yet support the single floating-point ABI" >&2
exit 1
;;
double)
abi_flen=64
;;
*)
echo "Unable to determine floating-point ABI" >&2
exit 1
;;
esac
case "$atomic" in
__riscv_atomic)
;;
*)
echo "glibc requires the A extension" >&2
exit 1
;;
esac
base_machine=riscv
machine=riscv/rv$xlen/$float_machine
$as_echo "#define RISCV_ABI_XLEN $xlen" >>confdefs.h
$as_echo "#define RISCV_ABI_FLEN $abi_flen" >>confdefs.h
;;
esac