2014-11-07 17:25:32 +00:00
|
|
|
/* Shared HTM header. Emulate transactional execution facility intrinsics for
|
|
|
|
compilers and assemblers that do not support the intrinsics and instructions
|
|
|
|
yet.
|
|
|
|
|
2020-01-01 00:14:33 +00:00
|
|
|
Copyright (C) 2015-2020 Free Software Foundation, Inc.
|
2014-11-07 17:25:32 +00:00
|
|
|
This file is part of the GNU C Library.
|
|
|
|
|
|
|
|
The GNU C Library is free software; you can redistribute it and/or
|
|
|
|
modify it under the terms of the GNU Lesser General Public
|
|
|
|
License as published by the Free Software Foundation; either
|
|
|
|
version 2.1 of the License, or (at your option) any later version.
|
|
|
|
|
|
|
|
The GNU C Library is distributed in the hope that it will be useful,
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
Lesser General Public License for more details.
|
|
|
|
|
|
|
|
You should have received a copy of the GNU Lesser General Public
|
|
|
|
License along with the GNU C Library; if not, see
|
Prefer https to http for gnu.org and fsf.org URLs
Also, change sources.redhat.com to sourceware.org.
This patch was automatically generated by running the following shell
script, which uses GNU sed, and which avoids modifying files imported
from upstream:
sed -ri '
s,(http|ftp)(://(.*\.)?(gnu|fsf|sourceware)\.org($|[^.]|\.[^a-z])),https\2,g
s,(http|ftp)(://(.*\.)?)sources\.redhat\.com($|[^.]|\.[^a-z]),https\2sourceware.org\4,g
' \
$(find $(git ls-files) -prune -type f \
! -name '*.po' \
! -name 'ChangeLog*' \
! -path COPYING ! -path COPYING.LIB \
! -path manual/fdl-1.3.texi ! -path manual/lgpl-2.1.texi \
! -path manual/texinfo.tex ! -path scripts/config.guess \
! -path scripts/config.sub ! -path scripts/install-sh \
! -path scripts/mkinstalldirs ! -path scripts/move-if-change \
! -path INSTALL ! -path locale/programs/charmap-kw.h \
! -path po/libc.pot ! -path sysdeps/gnu/errlist.c \
! '(' -name configure \
-execdir test -f configure.ac -o -f configure.in ';' ')' \
! '(' -name preconfigure \
-execdir test -f preconfigure.ac ';' ')' \
-print)
and then by running 'make dist-prepare' to regenerate files built
from the altered files, and then executing the following to cleanup:
chmod a+x sysdeps/unix/sysv/linux/riscv/configure
# Omit irrelevant whitespace and comment-only changes,
# perhaps from a slightly-different Autoconf version.
git checkout -f \
sysdeps/csky/configure \
sysdeps/hppa/configure \
sysdeps/riscv/configure \
sysdeps/unix/sysv/linux/csky/configure
# Omit changes that caused a pre-commit check to fail like this:
# remote: *** error: sysdeps/powerpc/powerpc64/ppc-mcount.S: trailing lines
git checkout -f \
sysdeps/powerpc/powerpc64/ppc-mcount.S \
sysdeps/unix/sysv/linux/s390/s390-64/syscall.S
# Omit change that caused a pre-commit check to fail like this:
# remote: *** error: sysdeps/sparc/sparc64/multiarch/memcpy-ultra3.S: last line does not end in newline
git checkout -f sysdeps/sparc/sparc64/multiarch/memcpy-ultra3.S
2019-09-07 05:40:42 +00:00
|
|
|
<https://www.gnu.org/licenses/>. */
|
2014-11-07 17:25:32 +00:00
|
|
|
|
|
|
|
#ifndef _HTM_H
|
|
|
|
#define _HTM_H 1
|
|
|
|
|
|
|
|
#ifdef __ASSEMBLER__
|
|
|
|
|
|
|
|
/* tbegin. */
|
|
|
|
.macro TBEGIN
|
|
|
|
.long 0x7c00051d
|
|
|
|
.endm
|
|
|
|
|
|
|
|
/* tend. 0 */
|
|
|
|
.macro TEND
|
|
|
|
.long 0x7c00055d
|
|
|
|
.endm
|
|
|
|
|
|
|
|
/* tabort. code */
|
|
|
|
.macro TABORT code
|
|
|
|
.byte 0x7c
|
|
|
|
.byte \code
|
|
|
|
.byte 0x07
|
|
|
|
.byte 0x1d
|
|
|
|
.endm
|
|
|
|
|
|
|
|
/*"TEXASR - Transaction EXception And Summary Register"
|
|
|
|
mfspr %dst,130 */
|
|
|
|
.macro TEXASR dst
|
|
|
|
mfspr \dst,130
|
|
|
|
.endm
|
|
|
|
|
|
|
|
#else
|
|
|
|
|
Split up endian.h to minimize exposure of BYTE_ORDER.
With only two exceptions (sys/types.h and sys/param.h, both of which
historically might have defined BYTE_ORDER) the public headers that
include <endian.h> only want to be able to test __BYTE_ORDER against
__*_ENDIAN.
This patch creates a new bits/endian.h that can be included by any
header that wants to be able to test __BYTE_ORDER and/or
__FLOAT_WORD_ORDER against the __*_ENDIAN constants, or needs
__LONG_LONG_PAIR. It only defines macros in the implementation
namespace.
The existing bits/endian.h (which could not be included independently
of endian.h, and only defines __BYTE_ORDER and maybe __FLOAT_WORD_ORDER)
is renamed to bits/endianness.h. I also took the opportunity to
canonicalize the form of this header, which we are stuck with having
one copy of per architecture. Since they are so short, this means git
doesn’t understand that they were renamed from existing headers, sigh.
endian.h itself is a nonstandard header and its only remaining use
from a standard header is guarded by __USE_MISC, so I dropped the
__USE_MISC conditionals from around all of the public-namespace things
it defines. (This means, an application that requests strict library
conformance but includes endian.h will still see the definition of
BYTE_ORDER.)
A few changes to specific bits/endian(ness).h variants deserve
mention:
- sysdeps/unix/sysv/linux/ia64/bits/endian.h is moved to
sysdeps/ia64/bits/endianness.h. If I remember correctly, ia64 did
have selectable endianness, but we have assembly code in
sysdeps/ia64 that assumes it’s little-endian, so there is no reason
to treat the ia64 endianness.h as linux-specific.
- The C-SKY port does not fully support big-endian mode, the compile
will error out if __CSKYBE__ is defined.
- The PowerPC port had extra logic in its bits/endian.h to detect a
broken compiler, which strikes me as unnecessary, so I removed it.
- The only files that defined __FLOAT_WORD_ORDER always defined it to
the same value as __BYTE_ORDER, so I removed those definitions.
The SH bits/endian(ness).h had comments inconsistent with the
actual setting of __FLOAT_WORD_ORDER, which I also removed.
- I *removed* copyright boilerplate from the few bits/endian(ness).h
headers that had it; these files record a single fact in a fashion
dictated by an external spec, so I do not think they are copyrightable.
As long as I was changing every copy of ieee754.h in the tree, I
noticed that only the MIPS variant includes float.h, because it uses
LDBL_MANT_DIG to decide among three different versions of
ieee854_long_double. This patch makes it not include float.h when
GCC’s intrinsic __LDBL_MANT_DIG__ is available.
* string/endian.h: Unconditionally define LITTLE_ENDIAN,
BIG_ENDIAN, PDP_ENDIAN, and BYTE_ORDER. Condition byteswapping
macros only on !__ASSEMBLER__. Move the definitions of
__BIG_ENDIAN, __LITTLE_ENDIAN, __PDP_ENDIAN, __FLOAT_WORD_ORDER,
and __LONG_LONG_PAIR to...
* string/bits/endian.h: ...this new file, which includes
the renamed header bits/endianness.h for the definition of
__BYTE_ORDER and possibly __FLOAT_WORD_ORDER.
* string/Makefile: Install bits/endianness.h.
* include/bits/endian.h: New wrapper.
* bits/endian.h: Rename to bits/endianness.h.
Add multiple-include guard. Rewrite the comment explaining what
the machine-specific variants of this file should do.
* sysdeps/unix/sysv/linux/ia64/bits/endian.h:
Move to sysdeps/ia64.
* sysdeps/aarch64/bits/endian.h
* sysdeps/alpha/bits/endian.h
* sysdeps/arm/bits/endian.h
* sysdeps/csky/bits/endian.h
* sysdeps/hppa/bits/endian.h
* sysdeps/ia64/bits/endian.h
* sysdeps/m68k/bits/endian.h
* sysdeps/microblaze/bits/endian.h
* sysdeps/mips/bits/endian.h
* sysdeps/nios2/bits/endian.h
* sysdeps/powerpc/bits/endian.h
* sysdeps/riscv/bits/endian.h
* sysdeps/s390/bits/endian.h
* sysdeps/sh/bits/endian.h
* sysdeps/sparc/bits/endian.h
* sysdeps/x86/bits/endian.h:
Rename to endianness.h; canonicalize form of file; remove
redundant definitions of __FLOAT_WORD_ORDER.
* sysdeps/powerpc/bits/endianness.h: Remove logic to check for
broken compilers.
* ctype/ctype.h
* sysdeps/aarch64/nptl/bits/pthreadtypes-arch.h
* sysdeps/arm/nptl/bits/pthreadtypes-arch.h
* sysdeps/csky/nptl/bits/pthreadtypes-arch.h
* sysdeps/ia64/ieee754.h
* sysdeps/ieee754/ieee754.h
* sysdeps/ieee754/ldbl-128/ieee754.h
* sysdeps/ieee754/ldbl-128ibm/ieee754.h
* sysdeps/m68k/nptl/bits/pthreadtypes-arch.h
* sysdeps/microblaze/nptl/bits/pthreadtypes-arch.h
* sysdeps/mips/ieee754/ieee754.h
* sysdeps/mips/nptl/bits/pthreadtypes-arch.h
* sysdeps/nios2/nptl/bits/pthreadtypes-arch.h
* sysdeps/nptl/pthread.h
* sysdeps/riscv/nptl/bits/pthreadtypes-arch.h
* sysdeps/sh/nptl/bits/pthreadtypes-arch.h
* sysdeps/sparc/sparc32/ieee754.h
* sysdeps/unix/sysv/linux/generic/bits/stat.h
* sysdeps/unix/sysv/linux/generic/bits/statfs.h
* sysdeps/unix/sysv/linux/sys/acct.h
* wctype/bits/wctype-wchar.h:
Include bits/endian.h, not endian.h.
* sysdeps/unix/sysv/linux/hppa/pthread.h: Don’t include endian.h.
* sysdeps/mips/ieee754/ieee754.h: Use __LDBL_MANT_DIG__
in ifdefs, instead of LDBL_MANT_DIG. Only include float.h
when __LDBL_MANT_DIG__ is not predefined, in which case
define __LDBL_MANT_DIG__ to equal LDBL_MANT_DIG.
2019-09-20 21:23:51 +00:00
|
|
|
#include <bits/endian.h>
|
2014-11-07 17:25:32 +00:00
|
|
|
|
|
|
|
/* Official HTM intrinsics interface matching GCC, but works
|
|
|
|
on older GCC compatible compilers and binutils.
|
|
|
|
We should somehow detect if the compiler supports it, because
|
|
|
|
it may be able to generate slightly better code. */
|
|
|
|
|
|
|
|
#define TBEGIN ".long 0x7c00051d"
|
|
|
|
#define TEND ".long 0x7c00055d"
|
|
|
|
#if __BYTE_ORDER == __LITTLE_ENDIAN
|
2015-02-12 11:34:16 +00:00
|
|
|
# define TABORT ".byte 0x1d,0x07,%1,0x7c"
|
2014-11-07 17:25:32 +00:00
|
|
|
#else
|
|
|
|
# define TABORT ".byte 0x7c,%1,0x07,0x1d"
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#define __force_inline inline __attribute__((__always_inline__))
|
|
|
|
|
|
|
|
#ifndef __HTM__
|
|
|
|
|
|
|
|
#define _TEXASRU_EXTRACT_BITS(TEXASR,BITNUM,SIZE) \
|
|
|
|
(((TEXASR) >> (31-(BITNUM))) & ((1<<(SIZE))-1))
|
|
|
|
#define _TEXASRU_FAILURE_PERSISTENT(TEXASRU) \
|
|
|
|
_TEXASRU_EXTRACT_BITS(TEXASRU, 7, 1)
|
|
|
|
|
|
|
|
#define _tbegin() \
|
|
|
|
({ unsigned int __ret; \
|
|
|
|
asm volatile ( \
|
|
|
|
TBEGIN "\t\n" \
|
|
|
|
"mfcr %0\t\n" \
|
|
|
|
"rlwinm %0,%0,3,1\t\n" \
|
|
|
|
"xori %0,%0,1\t\n" \
|
|
|
|
: "=r" (__ret) : \
|
|
|
|
: "cr0", "memory"); \
|
|
|
|
__ret; \
|
|
|
|
})
|
|
|
|
|
|
|
|
#define _tend() \
|
|
|
|
({ unsigned int __ret; \
|
|
|
|
asm volatile ( \
|
|
|
|
TEND "\t\n" \
|
|
|
|
"mfcr %0\t\n" \
|
|
|
|
"rlwinm %0,%0,3,1\t\n" \
|
|
|
|
"xori %0,%0,1\t\n" \
|
|
|
|
: "=r" (__ret) : \
|
|
|
|
: "cr0", "memory"); \
|
|
|
|
__ret; \
|
|
|
|
})
|
|
|
|
|
|
|
|
#define _tabort(__code) \
|
|
|
|
({ unsigned int __ret; \
|
|
|
|
asm volatile ( \
|
|
|
|
TABORT "\t\n" \
|
|
|
|
"mfcr %0\t\n" \
|
|
|
|
"rlwinm %0,%0,3,1\t\n" \
|
|
|
|
"xori %0,%0,1\t\n" \
|
|
|
|
: "=r" (__ret) : "r" (__code) \
|
|
|
|
: "cr0", "memory"); \
|
|
|
|
__ret; \
|
|
|
|
})
|
|
|
|
|
|
|
|
#define _texasru() \
|
|
|
|
({ unsigned long __ret; \
|
|
|
|
asm volatile ( \
|
|
|
|
"mfspr %0,131\t\n" \
|
|
|
|
: "=r" (__ret)); \
|
|
|
|
__ret; \
|
|
|
|
})
|
|
|
|
|
2015-12-28 14:24:43 +00:00
|
|
|
#define __libc_tbegin(tdb) _tbegin ()
|
|
|
|
#define __libc_tend(nested) _tend ()
|
|
|
|
#define __libc_tabort(abortcode) _tabort (abortcode)
|
|
|
|
#define __builtin_get_texasru() _texasru ()
|
2014-11-07 17:25:32 +00:00
|
|
|
|
|
|
|
#else
|
|
|
|
# include <htmintrin.h>
|
2015-12-28 14:24:43 +00:00
|
|
|
|
|
|
|
# ifdef __TM_FENCE__
|
|
|
|
/* New GCC behavior. */
|
2016-01-20 16:33:19 +00:00
|
|
|
# define __libc_tbegin(R) __builtin_tbegin (R)
|
|
|
|
# define __libc_tend(R) __builtin_tend (R)
|
|
|
|
# define __libc_tabort(R) __builtin_tabort (R)
|
2015-12-28 14:24:43 +00:00
|
|
|
# else
|
|
|
|
/* Workaround an old GCC behavior. Earlier releases of GCC 4.9 and 5.0,
|
|
|
|
didn't use to treat __builtin_tbegin, __builtin_tend and
|
|
|
|
__builtin_tabort as compiler barriers, moving instructions into and
|
|
|
|
out the transaction.
|
|
|
|
Remove this when glibc drops support for GCC 5.0. */
|
|
|
|
# define __libc_tbegin(R) \
|
|
|
|
({ __asm__ volatile("" ::: "memory"); \
|
|
|
|
unsigned int __ret = __builtin_tbegin (R); \
|
|
|
|
__asm__ volatile("" ::: "memory"); \
|
|
|
|
__ret; \
|
|
|
|
})
|
|
|
|
# define __libc_tabort(R) \
|
|
|
|
({ __asm__ volatile("" ::: "memory"); \
|
|
|
|
unsigned int __ret = __builtin_tabort (R); \
|
|
|
|
__asm__ volatile("" ::: "memory"); \
|
|
|
|
__ret; \
|
|
|
|
})
|
|
|
|
# define __libc_tend(R) \
|
|
|
|
({ __asm__ volatile("" ::: "memory"); \
|
|
|
|
unsigned int __ret = __builtin_tend (R); \
|
|
|
|
__asm__ volatile("" ::: "memory"); \
|
|
|
|
__ret; \
|
|
|
|
})
|
|
|
|
# endif /* __TM_FENCE__ */
|
2014-11-07 17:25:32 +00:00
|
|
|
#endif /* __HTM__ */
|
|
|
|
|
|
|
|
#endif /* __ASSEMBLER__ */
|
|
|
|
|
2015-10-28 22:34:31 +00:00
|
|
|
/* Definitions used for TEXASR Failure code (bits 0:7). If the failure
|
|
|
|
should be persistent, the abort code must be odd. 0xd0 through 0xff
|
|
|
|
are reserved for the kernel and potential hypervisor. */
|
|
|
|
#define _ABORT_PERSISTENT 0x01 /* An unspecified persistent abort. */
|
|
|
|
#define _ABORT_LOCK_BUSY 0x34 /* Busy lock, not persistent. */
|
|
|
|
#define _ABORT_NESTED_TRYLOCK (0x32 | _ABORT_PERSISTENT)
|
|
|
|
#define _ABORT_SYSCALL (0x30 | _ABORT_PERSISTENT)
|
2014-11-07 17:25:32 +00:00
|
|
|
|
|
|
|
#endif
|