2005-12-29 21:10:34 +00:00
|
|
|
/* Jump to a new context powerpc32 common.
|
2021-01-02 19:32:25 +00:00
|
|
|
Copyright (C) 2005-2021 Free Software Foundation, Inc.
|
2005-12-29 21:10:34 +00:00
|
|
|
This file is part of the GNU C Library.
|
|
|
|
|
|
|
|
|
|
The GNU C Library is free software; you can redistribute it and/or
|
|
|
|
|
modify it under the terms of the GNU Lesser General Public
|
|
|
|
|
License as published by the Free Software Foundation; either
|
|
|
|
|
version 2.1 of the License, or (at your option) any later version.
|
|
|
|
|
|
|
|
|
|
The GNU C Library is distributed in the hope that it will be useful,
|
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
|
Lesser General Public License for more details.
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU Lesser General Public
|
2012-02-09 23:18:22 +00:00
|
|
|
License along with the GNU C Library; if not, see
|
Prefer https to http for gnu.org and fsf.org URLs
Also, change sources.redhat.com to sourceware.org.
This patch was automatically generated by running the following shell
script, which uses GNU sed, and which avoids modifying files imported
from upstream:
sed -ri '
s,(http|ftp)(://(.*\.)?(gnu|fsf|sourceware)\.org($|[^.]|\.[^a-z])),https\2,g
s,(http|ftp)(://(.*\.)?)sources\.redhat\.com($|[^.]|\.[^a-z]),https\2sourceware.org\4,g
' \
$(find $(git ls-files) -prune -type f \
! -name '*.po' \
! -name 'ChangeLog*' \
! -path COPYING ! -path COPYING.LIB \
! -path manual/fdl-1.3.texi ! -path manual/lgpl-2.1.texi \
! -path manual/texinfo.tex ! -path scripts/config.guess \
! -path scripts/config.sub ! -path scripts/install-sh \
! -path scripts/mkinstalldirs ! -path scripts/move-if-change \
! -path INSTALL ! -path locale/programs/charmap-kw.h \
! -path po/libc.pot ! -path sysdeps/gnu/errlist.c \
! '(' -name configure \
-execdir test -f configure.ac -o -f configure.in ';' ')' \
! '(' -name preconfigure \
-execdir test -f preconfigure.ac ';' ')' \
-print)
and then by running 'make dist-prepare' to regenerate files built
from the altered files, and then executing the following to cleanup:
chmod a+x sysdeps/unix/sysv/linux/riscv/configure
# Omit irrelevant whitespace and comment-only changes,
# perhaps from a slightly-different Autoconf version.
git checkout -f \
sysdeps/csky/configure \
sysdeps/hppa/configure \
sysdeps/riscv/configure \
sysdeps/unix/sysv/linux/csky/configure
# Omit changes that caused a pre-commit check to fail like this:
# remote: *** error: sysdeps/powerpc/powerpc64/ppc-mcount.S: trailing lines
git checkout -f \
sysdeps/powerpc/powerpc64/ppc-mcount.S \
sysdeps/unix/sysv/linux/s390/s390-64/syscall.S
# Omit change that caused a pre-commit check to fail like this:
# remote: *** error: sysdeps/sparc/sparc64/multiarch/memcpy-ultra3.S: last line does not end in newline
git checkout -f sysdeps/sparc/sparc64/multiarch/memcpy-ultra3.S
2019-09-07 05:40:42 +00:00
|
|
|
<https://www.gnu.org/licenses/>. */
|
2005-12-29 21:10:34 +00:00
|
|
|
|
|
|
|
|
/* This is the common implementation of setcontext for powerpc32.
|
2009-01-30 20:30:46 +00:00
|
|
|
It not complete in itself should be included in to a framework that
|
2005-12-29 21:10:34 +00:00
|
|
|
defines:
|
|
|
|
|
__CONTEXT_FUNC_NAME
|
|
|
|
|
and if appropriate:
|
|
|
|
|
__CONTEXT_ENABLE_FPRS
|
|
|
|
|
__CONTEXT_ENABLE_VRS
|
2013-08-29 07:08:54 +00:00
|
|
|
Any architecture that implements the Vector unit is assumed to also
|
2005-12-29 21:10:34 +00:00
|
|
|
implement the floating unit. */
|
|
|
|
|
|
|
|
|
|
/* Stack frame offsets. */
|
|
|
|
|
#define _FRAME_BACKCHAIN 0
|
|
|
|
|
#define _FRAME_LR_SAVE 4
|
|
|
|
|
#define _FRAME_PARM_SAVE1 8
|
|
|
|
|
#define _FRAME_PARM_SAVE2 12
|
|
|
|
|
#define _FRAME_PARM_SAVE3 16
|
|
|
|
|
#define _FRAME_PARM_SAVE4 20
|
|
|
|
|
|
|
|
|
|
#ifdef __CONTEXT_ENABLE_VRS
|
|
|
|
|
.machine "altivec"
|
|
|
|
|
#endif
|
|
|
|
|
ENTRY(__CONTEXT_FUNC_NAME)
|
|
|
|
|
mflr r0
|
|
|
|
|
stwu r1,-16(r1)
|
2006-01-07 03:58:05 +00:00
|
|
|
cfi_adjust_cfa_offset (16)
|
2005-12-29 21:10:34 +00:00
|
|
|
stw r0,20(r1)
|
2006-01-07 03:58:05 +00:00
|
|
|
cfi_offset (lr, _FRAME_LR_SAVE)
|
2005-12-29 21:10:34 +00:00
|
|
|
stw r31,12(r1)
|
2006-03-16 11:49:03 +00:00
|
|
|
cfi_offset(r31,-4)
|
2005-12-29 21:10:34 +00:00
|
|
|
lwz r31,_UC_REGS_PTR(r3)
|
|
|
|
|
|
|
|
|
|
/* Restore the signal mask */
|
|
|
|
|
li r5,0
|
|
|
|
|
addi r4,r3,_UC_SIGMASK
|
|
|
|
|
li r3,SIG_SETMASK
|
|
|
|
|
bl __sigprocmask@local
|
|
|
|
|
cmpwi r3,0
|
|
|
|
|
bne 3f /* L(error_exit) */
|
|
|
|
|
|
2008-11-17 02:49:45 +00:00
|
|
|
#ifdef PIC
|
2005-12-29 21:10:34 +00:00
|
|
|
mflr r8
|
2012-01-12 22:05:03 +00:00
|
|
|
# define got_label GENERATE_GOT_LABEL (__CONTEXT_FUNC_NAME)
|
2011-12-17 20:07:31 +00:00
|
|
|
SETUP_GOT_ACCESS(r7,got_label)
|
|
|
|
|
addis r7,r7,_GLOBAL_OFFSET_TABLE_-got_label@ha
|
|
|
|
|
addi r7,r7,_GLOBAL_OFFSET_TABLE_-got_label@l
|
2008-11-17 02:49:45 +00:00
|
|
|
# ifdef SHARED
|
2005-12-29 21:10:34 +00:00
|
|
|
lwz r7,_rtld_global_ro@got(r7)
|
|
|
|
|
mtlr r8
|
2013-08-17 09:06:11 +00:00
|
|
|
lwz r7,RTLD_GLOBAL_RO_DL_HWCAP_OFFSET+LOWORD(r7)
|
2008-11-17 02:49:45 +00:00
|
|
|
# else
|
2005-12-29 21:10:34 +00:00
|
|
|
lwz r7,_dl_hwcap@got(r7)
|
|
|
|
|
mtlr r8
|
2013-08-17 09:06:11 +00:00
|
|
|
lwz r7,LOWORD(r7)
|
2008-11-17 02:49:45 +00:00
|
|
|
# endif
|
|
|
|
|
#else
|
2013-08-17 09:06:11 +00:00
|
|
|
lis r7,(_dl_hwcap+LOWORD)@ha
|
|
|
|
|
lwz r7,(_dl_hwcap+LOWORD)@l(r7)
|
2008-11-17 02:49:45 +00:00
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#ifdef __CONTEXT_ENABLE_FPRS
|
|
|
|
|
# ifdef __CONTEXT_ENABLE_VRS
|
|
|
|
|
andis. r6,r7,(PPC_FEATURE_HAS_ALTIVEC >> 16)
|
2005-12-29 21:10:34 +00:00
|
|
|
la r10,(_UC_VREGS)(r31)
|
|
|
|
|
beq 2f /* L(has_no_vec) */
|
|
|
|
|
|
|
|
|
|
lwz r0,(32*16)(r10)
|
|
|
|
|
li r9,(32*16)
|
|
|
|
|
cmpwi r0,0
|
|
|
|
|
mtspr VRSAVE,r0
|
|
|
|
|
beq 2f /* L(has_no_vec) */
|
|
|
|
|
|
|
|
|
|
lvx v19,r9,r10
|
|
|
|
|
la r9,(16)(r10)
|
|
|
|
|
|
|
|
|
|
lvx v0,0,r10
|
|
|
|
|
lvx v1,0,r9
|
|
|
|
|
addi r10,r10,32
|
|
|
|
|
addi r9,r9,32
|
|
|
|
|
|
|
|
|
|
mtvscr v19
|
|
|
|
|
lvx v2,0,r10
|
|
|
|
|
lvx v3,0,r9
|
|
|
|
|
addi r10,r10,32
|
|
|
|
|
addi r9,r9,32
|
|
|
|
|
|
|
|
|
|
lvx v4,0,r10
|
|
|
|
|
lvx v5,0,r9
|
|
|
|
|
addi r10,r10,32
|
|
|
|
|
addi r9,r9,32
|
|
|
|
|
|
|
|
|
|
lvx v6,0,r10
|
|
|
|
|
lvx v7,0,r9
|
|
|
|
|
addi r10,r10,32
|
|
|
|
|
addi r9,r9,32
|
|
|
|
|
|
|
|
|
|
lvx v8,0,r10
|
|
|
|
|
lvx v9,0,r9
|
|
|
|
|
addi r10,r10,32
|
|
|
|
|
addi r9,r9,32
|
|
|
|
|
|
|
|
|
|
lvx v10,0,r10
|
|
|
|
|
lvx v11,0,r9
|
|
|
|
|
addi r10,r10,32
|
|
|
|
|
addi r9,r9,32
|
|
|
|
|
|
|
|
|
|
lvx v12,0,r10
|
|
|
|
|
lvx v13,0,r9
|
|
|
|
|
addi r10,r10,32
|
|
|
|
|
addi r9,r9,32
|
|
|
|
|
|
|
|
|
|
lvx v14,0,r10
|
|
|
|
|
lvx v15,0,r9
|
|
|
|
|
addi r10,r10,32
|
|
|
|
|
addi r9,r9,32
|
|
|
|
|
|
|
|
|
|
lvx v16,0,r10
|
|
|
|
|
lvx v17,0,r9
|
|
|
|
|
addi r10,r10,32
|
|
|
|
|
addi r9,r9,32
|
|
|
|
|
|
|
|
|
|
lvx v18,0,r10
|
|
|
|
|
lvx v19,0,r9
|
|
|
|
|
addi r10,r10,32
|
|
|
|
|
addi r9,r9,32
|
|
|
|
|
|
|
|
|
|
lvx v20,0,r10
|
|
|
|
|
lvx v21,0,r9
|
|
|
|
|
addi r10,r10,32
|
|
|
|
|
addi r9,r9,32
|
|
|
|
|
|
|
|
|
|
lvx v22,0,r10
|
|
|
|
|
lvx v23,0,r9
|
|
|
|
|
addi r10,r10,32
|
|
|
|
|
addi r9,r9,32
|
|
|
|
|
|
|
|
|
|
lvx v24,0,r10
|
|
|
|
|
lvx v25,0,r9
|
|
|
|
|
addi r10,r10,32
|
|
|
|
|
addi r9,r9,32
|
|
|
|
|
|
|
|
|
|
lvx v26,0,r10
|
|
|
|
|
lvx v27,0,r9
|
|
|
|
|
addi r10,r10,32
|
|
|
|
|
addi r9,r9,32
|
|
|
|
|
|
|
|
|
|
lvx v28,0,r10
|
|
|
|
|
lvx v29,0,r9
|
|
|
|
|
addi r10,r10,32
|
|
|
|
|
addi r9,r9,32
|
|
|
|
|
|
|
|
|
|
lvx v30,0,r10
|
|
|
|
|
lvx v31,0,r9
|
|
|
|
|
addi r10,r10,32
|
|
|
|
|
addi r9,r9,32
|
|
|
|
|
|
|
|
|
|
lvx v10,0,r10
|
|
|
|
|
lvx v11,0,r9
|
|
|
|
|
|
|
|
|
|
2: /* L(has_no_vec): */
|
|
|
|
|
# endif /* __CONTEXT_ENABLE_VRS */
|
|
|
|
|
/* Restore the floating-point registers */
|
|
|
|
|
lfd fp31,_UC_FREGS+(32*8)(r31)
|
|
|
|
|
lfd fp0,_UC_FREGS+(0*8)(r31)
|
2008-11-17 02:49:45 +00:00
|
|
|
# ifdef _ARCH_PWR6
|
|
|
|
|
/* Use the extended four-operand version of the mtfsf insn. */
|
2009-01-30 20:30:46 +00:00
|
|
|
mtfsf 0xff,fp31,1,0
|
2008-11-17 02:49:45 +00:00
|
|
|
# else
|
2009-03-10 04:46:08 +00:00
|
|
|
.machine push
|
|
|
|
|
.machine "power6"
|
2008-11-17 02:49:45 +00:00
|
|
|
/* Availability of DFP indicates a 64-bit FPSCR. */
|
|
|
|
|
andi. r6,r7,PPC_FEATURE_HAS_DFP
|
|
|
|
|
beq 7f
|
|
|
|
|
/* Use the extended four-operand version of the mtfsf insn. */
|
|
|
|
|
mtfsf 0xff,fp31,1,0
|
|
|
|
|
b 8f
|
|
|
|
|
/* Continue to operate on the FPSCR as if it were 32-bits. */
|
|
|
|
|
7: mtfsf 0xff,fp31
|
2009-03-10 04:46:08 +00:00
|
|
|
8: .machine pop
|
2008-11-17 02:49:45 +00:00
|
|
|
# endif /* _ARCH_PWR6 */
|
2005-12-29 21:10:34 +00:00
|
|
|
lfd fp1,_UC_FREGS+(1*8)(r31)
|
|
|
|
|
lfd fp2,_UC_FREGS+(2*8)(r31)
|
|
|
|
|
lfd fp3,_UC_FREGS+(3*8)(r31)
|
|
|
|
|
lfd fp4,_UC_FREGS+(4*8)(r31)
|
|
|
|
|
lfd fp5,_UC_FREGS+(5*8)(r31)
|
|
|
|
|
lfd fp6,_UC_FREGS+(6*8)(r31)
|
|
|
|
|
lfd fp7,_UC_FREGS+(7*8)(r31)
|
|
|
|
|
lfd fp8,_UC_FREGS+(8*8)(r31)
|
|
|
|
|
lfd fp9,_UC_FREGS+(9*8)(r31)
|
|
|
|
|
lfd fp10,_UC_FREGS+(10*8)(r31)
|
|
|
|
|
lfd fp11,_UC_FREGS+(11*8)(r31)
|
|
|
|
|
lfd fp12,_UC_FREGS+(12*8)(r31)
|
|
|
|
|
lfd fp13,_UC_FREGS+(13*8)(r31)
|
|
|
|
|
lfd fp14,_UC_FREGS+(14*8)(r31)
|
|
|
|
|
lfd fp15,_UC_FREGS+(15*8)(r31)
|
|
|
|
|
lfd fp16,_UC_FREGS+(16*8)(r31)
|
|
|
|
|
lfd fp17,_UC_FREGS+(17*8)(r31)
|
|
|
|
|
lfd fp18,_UC_FREGS+(18*8)(r31)
|
|
|
|
|
lfd fp19,_UC_FREGS+(19*8)(r31)
|
|
|
|
|
lfd fp20,_UC_FREGS+(20*8)(r31)
|
|
|
|
|
lfd fp21,_UC_FREGS+(21*8)(r31)
|
|
|
|
|
lfd fp22,_UC_FREGS+(22*8)(r31)
|
|
|
|
|
lfd fp23,_UC_FREGS+(23*8)(r31)
|
|
|
|
|
lfd fp24,_UC_FREGS+(24*8)(r31)
|
|
|
|
|
lfd fp25,_UC_FREGS+(25*8)(r31)
|
|
|
|
|
lfd fp26,_UC_FREGS+(26*8)(r31)
|
|
|
|
|
lfd fp27,_UC_FREGS+(27*8)(r31)
|
|
|
|
|
lfd fp28,_UC_FREGS+(28*8)(r31)
|
|
|
|
|
lfd fp29,_UC_FREGS+(29*8)(r31)
|
|
|
|
|
lfd fp30,_UC_FREGS+(30*8)(r31)
|
|
|
|
|
lfd fp31,_UC_FREGS+(31*8)(r31)
|
|
|
|
|
#endif /* __CONTEXT_ENABLE_FPRS */
|
|
|
|
|
|
|
|
|
|
/* Restore LR and CCR, and set CTR to the NIP value */
|
|
|
|
|
lwz r3,_UC_GREGS+(PT_LNK*4)(r31)
|
|
|
|
|
lwz r4,_UC_GREGS+(PT_NIP*4)(r31)
|
|
|
|
|
lwz r5,_UC_GREGS+(PT_CCR*4)(r31)
|
|
|
|
|
mtlr r3
|
|
|
|
|
mtctr r4
|
|
|
|
|
mtcr r5
|
|
|
|
|
|
|
|
|
|
/* Restore the general registers */
|
|
|
|
|
lwz r1,_UC_GREGS+(PT_R1*4)(r31)
|
|
|
|
|
lwz r3,_UC_GREGS+(PT_R3*4)(r31)
|
|
|
|
|
lwz r4,_UC_GREGS+(PT_R4*4)(r31)
|
|
|
|
|
lwz r5,_UC_GREGS+(PT_R5*4)(r31)
|
|
|
|
|
lwz r6,_UC_GREGS+(PT_R6*4)(r31)
|
|
|
|
|
lwz r7,_UC_GREGS+(PT_R7*4)(r31)
|
|
|
|
|
lwz r8,_UC_GREGS+(PT_R8*4)(r31)
|
|
|
|
|
lwz r9,_UC_GREGS+(PT_R9*4)(r31)
|
|
|
|
|
lwz r10,_UC_GREGS+(PT_R10*4)(r31)
|
|
|
|
|
lwz r11,_UC_GREGS+(PT_R11*4)(r31)
|
|
|
|
|
lwz r12,_UC_GREGS+(PT_R12*4)(r31)
|
|
|
|
|
lwz r13,_UC_GREGS+(PT_R13*4)(r31)
|
|
|
|
|
lwz r14,_UC_GREGS+(PT_R14*4)(r31)
|
|
|
|
|
lwz r15,_UC_GREGS+(PT_R15*4)(r31)
|
|
|
|
|
lwz r16,_UC_GREGS+(PT_R16*4)(r31)
|
|
|
|
|
lwz r17,_UC_GREGS+(PT_R17*4)(r31)
|
|
|
|
|
lwz r18,_UC_GREGS+(PT_R18*4)(r31)
|
|
|
|
|
lwz r19,_UC_GREGS+(PT_R19*4)(r31)
|
|
|
|
|
lwz r20,_UC_GREGS+(PT_R20*4)(r31)
|
|
|
|
|
lwz r21,_UC_GREGS+(PT_R21*4)(r31)
|
|
|
|
|
lwz r22,_UC_GREGS+(PT_R22*4)(r31)
|
|
|
|
|
lwz r23,_UC_GREGS+(PT_R23*4)(r31)
|
|
|
|
|
lwz r24,_UC_GREGS+(PT_R24*4)(r31)
|
|
|
|
|
lwz r25,_UC_GREGS+(PT_R25*4)(r31)
|
|
|
|
|
lwz r26,_UC_GREGS+(PT_R26*4)(r31)
|
|
|
|
|
lwz r27,_UC_GREGS+(PT_R27*4)(r31)
|
|
|
|
|
lwz r28,_UC_GREGS+(PT_R28*4)(r31)
|
|
|
|
|
lwz r29,_UC_GREGS+(PT_R29*4)(r31)
|
|
|
|
|
lwz r30,_UC_GREGS+(PT_R30*4)(r31)
|
|
|
|
|
lwz r31,_UC_GREGS+(PT_R31*4)(r31)
|
|
|
|
|
|
|
|
|
|
bctr
|
|
|
|
|
|
|
|
|
|
3: /* L(error_exit): */
|
|
|
|
|
lwz r31,12(r1)
|
|
|
|
|
lwz r0,20(r1)
|
|
|
|
|
addi r1,r1,16
|
|
|
|
|
mtlr r0
|
|
|
|
|
blr
|
|
|
|
|
|
|
|
|
|
END (__CONTEXT_FUNC_NAME)
|
