AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2025-01-14 21:10:19 +00:00
Code Issues Packages Projects Releases Wiki Activity
ad845c0be9
glibc/sysdeps/i386/i686/cacheinfo.c

14 lines
639 B
C
Raw Normal View History

Optimize 32bit memset/memcpy with SSE2/SSSE3.
2010-01-12 19:22:03 +00:00
#define __x86_64_data_cache_size __x86_data_cache_size
32bit memset-sse2.S fails with uneven cache size 32bit memset-sse2.S assumes cache size is multiple of 128 bytes. If it isn't true, memset-sse2.S will fail. For example, a processor can have 24576 KB L3 cache and 20 cores. That is 2516582 byte per core. Half of it is 1258291, which isn't helpful for vector instructions. This patch rounds cache sizes to multiple of 256 bytes and adds "raw" cache sizes.
2010-11-05 11:57:46 +00:00
#define __x86_64_raw_data_cache_size __x86_raw_data_cache_size
Support multiarch for i686. This patch adds multiarch support when configured for i686. I modified some x86-64 functions to support 32bit. I will contribute 32bit SSE string and memory functions later.
2009-07-31 18:53:35 +00:00
#define __x86_64_data_cache_size_half __x86_data_cache_size_half
32bit memset-sse2.S fails with uneven cache size 32bit memset-sse2.S assumes cache size is multiple of 128 bytes. If it isn't true, memset-sse2.S will fail. For example, a processor can have 24576 KB L3 cache and 20 cores. That is 2516582 byte per core. Half of it is 1258291, which isn't helpful for vector instructions. This patch rounds cache sizes to multiple of 256 bytes and adds "raw" cache sizes.
2010-11-05 11:57:46 +00:00
#define __x86_64_raw_data_cache_size_half __x86_raw_data_cache_size_half
Support multiarch for i686. This patch adds multiarch support when configured for i686. I modified some x86-64 functions to support 32bit. I will contribute 32bit SSE string and memory functions later.
2009-07-31 18:53:35 +00:00
#define __x86_64_shared_cache_size __x86_shared_cache_size
32bit memset-sse2.S fails with uneven cache size 32bit memset-sse2.S assumes cache size is multiple of 128 bytes. If it isn't true, memset-sse2.S will fail. For example, a processor can have 24576 KB L3 cache and 20 cores. That is 2516582 byte per core. Half of it is 1258291, which isn't helpful for vector instructions. This patch rounds cache sizes to multiple of 256 bytes and adds "raw" cache sizes.
2010-11-05 11:57:46 +00:00
#define __x86_64_raw_shared_cache_size __x86_raw_shared_cache_size
Support multiarch for i686. This patch adds multiarch support when configured for i686. I modified some x86-64 functions to support 32bit. I will contribute 32bit SSE string and memory functions later.
2009-07-31 18:53:35 +00:00
#define __x86_64_shared_cache_size_half __x86_shared_cache_size_half
32bit memset-sse2.S fails with uneven cache size 32bit memset-sse2.S assumes cache size is multiple of 128 bytes. If it isn't true, memset-sse2.S will fail. For example, a processor can have 24576 KB L3 cache and 20 cores. That is 2516582 byte per core. Half of it is 1258291, which isn't helpful for vector instructions. This patch rounds cache sizes to multiple of 256 bytes and adds "raw" cache sizes.
2010-11-05 11:57:46 +00:00
#define __x86_64_raw_shared_cache_size_half __x86_raw_shared_cache_size_half
Support multiarch for i686. This patch adds multiarch support when configured for i686. I modified some x86-64 functions to support 32bit. I will contribute 32bit SSE string and memory functions later.
2009-07-31 18:53:35 +00:00
#define DISABLE_PREFETCHW
#define DISABLE_PREFERRED_MEMORY_INSTRUCTION
#include <sysdeps/x86_64/cacheinfo.c>
Reference in New Issue Copy Permalink