glibc/sysdeps/mips/dec/bytesex.h

5 lines
137 B
C
Raw Normal View History

1995-02-18 01:27:10 +00:00
/* The MIPS architecture has selectable endianness.
The DECstation uses little-endian mode. */
#define __BYTE_ORDER __LITTLE_ENDIAN