AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-08 22:30:07 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fix comment typo

Browse Source
This commit is contained in:
Andreas Schwab 2018-05-08 14:57:33 +02:00
parent 50d7d351b5
commit 0555c47719
2 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
ChangeLog
View File

@ -1,3 +1,7 @@
2018-05-08 Andreas Schwab <schwab@suse.de>
* sysdeps/nptl/internaltypes.h: Fix comment.
2018-05-07 H.J. Lu <hongjiu.lu@intel.com> 2018-05-07 H.J. Lu <hongjiu.lu@intel.com>
* sysdeps/x86_64/multiarch/memset-vec-unaligned-erms.S * sysdeps/x86_64/multiarch/memset-vec-unaligned-erms.S

2
sysdeps/nptl/internaltypes.h
View File

@ -140,7 +140,7 @@ struct pthread_key_struct
struct new_sem struct new_sem
{ {
#if __HAVE_64B_ATOMICS #if __HAVE_64B_ATOMICS
/* The data field holds both value (in the least-significant 32 bytes) and /* The data field holds both value (in the least-significant 32 bits) and
nwaiters. */ nwaiters. */
# if __BYTE_ORDER == __LITTLE_ENDIAN # if __BYTE_ORDER == __LITTLE_ENDIAN
# define SEM_VALUE_OFFSET 0 # define SEM_VALUE_OFFSET 0