AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-15 17:40:06 +00:00
Code Issues Packages Projects Releases Wiki Activity

Remove ".set noreorder" et al; GCC already emits them.

Browse Source
This commit is contained in:
Roland McGrath 1994-12-09 03:42:31 +00:00
parent a11dbdebf0
commit 157aaa4ee6
2 changed files with 1 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
sysdeps/mach/hurd/alpha/sigreturn.c
View File

@ -196,8 +196,6 @@ __sigreturn (struct sigcontext *scp)
How?); in user mode, `rei' demands that all other bits be zero. */
rei_frame->ps = (usp_align << 56) | (3 << 3); /* XXX low 3 bits??? */
asm volatile (".set noreorder; .set noat;");
/* Restore the other general registers: everything except $2..$7, which
are in the `rei' trap frame we set up above, and $30, which is the
SP which is popped by `rei'. */
@ -232,8 +230,6 @@ __sigreturn (struct sigcontext *scp)
: : "r" (rei_frame), "i" (op_rei));
/* Firewall. */
asm volatile ("call_pal %0" : : "i" (op_halt));
asm volatile (".set reorder; .set at;");
}
/* NOTREACHED */

5
sysdeps/mach/hurd/alpha/trampoline.c
View File

@ -193,8 +193,7 @@ _hurd_setup_sighandler (struct hurd_sigstate *ss, __sighandler_t handler,
at ($28) points to the sc_regs[0] member of the sigcontext (saved v0
($0)). */
asm volatile
(".set noat; .set noreorder; .set nomacro\n"
/* Retry the interrupted mach_msg system call. */
(/* Retry the interrupted mach_msg system call. */
"lda $0, -25($31)\n" /* mach_msg_trap */
"call_pal %0\n" /* Magic system call instruction. */
/* When the sigcontext was saved, v0 was MACH_RCV_INTERRUPTED. But
@ -235,8 +234,6 @@ _hurd_setup_sighandler (struct hurd_sigstate *ss, __sighandler_t handler,
"jmp $31, %0" : : "i" (&__sigreturn));
/* NOTREACHED */
asm volatile (".set reorder; .set at; .set macro");
return NULL;
}