AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-12-27 13:10:29 +00:00
Code Issues Packages Projects Releases Wiki Activity

Update.

Browse Source 
2003-11-13  Andreas Jaeger  <aj@suse.de>

	* sysdeps/unix/sysv/linux/kernel-features.h (__ASSUME_TGKILL):
	Define appropriately for x86_64.
	(__ASSUME_UTIMES): Likewise.
	(__ASSUME_FADVISE64_64_SYSCALL): Likewise.
	(__ASSUME_CLONE_THREAD_FLAGS): Likewise.

	* sysdeps/x86_64/fpu/s_ceill.S: New file.
This commit is contained in:
Andreas Jaeger 2003-11-13 16:41:19 +00:00
parent e08dbbd198
commit 19c33b6ecc
2 changed files with 41 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
ChangeLog
View File

@ -1,3 +1,13 @@
2003-11-13 Andreas Jaeger <aj@suse.de>
* sysdeps/unix/sysv/linux/kernel-features.h (__ASSUME_TGKILL):
Define appropriately for x86_64.
(__ASSUME_UTIMES): Likewise.
(__ASSUME_FADVISE64_64_SYSCALL): Likewise.
(__ASSUME_CLONE_THREAD_FLAGS): Likewise.
* sysdeps/x86_64/fpu/s_ceill.S: New file.
2003-11-13 Ulrich Drepper <drepper@redhat.com>
* posix/regcomp.c (parse_expression): In BRE consecutive

31
sysdeps/x86_64/fpu/s_ceill.S Normal file
View File

@ -0,0 +1,31 @@
/*
* Written by J.T. Conklin <jtc@netbsd.org>.
* Changes for long double by Ulrich Drepper <drepper@cygnus.com>
* Changes for x86-64 by Andreas Jaeger <aj@suse.de>
* Public domain.
*/
#include <machine/asm.h>
ENTRY(__ceill)
fldt 8(%rsp)
fstcw -4(%rsp) /* store fpu control word */
/* We use here %edx although only the low 1 bits are defined.
But none of the operations should care and they are faster
than the 16 bit operations. */
movl $0x0800,%edx /* round towards +oo */
orl -4(%rsp),%edx
andl $0xfbff,%edx
movl %edx,-8(%rsp)
fldcw -8(%rsp) /* load modified control word */
frndint /* round */
fldcw -4(%rsp) /* restore original control word */
ret
END (__ceill)
weak_alias (__ceill, ceill)