AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-11 07:40:05 +00:00
Code Issues Packages Projects Releases Wiki Activity

Enable static 32-bit SSE4.2 strcasecmp/strncasecmp

Browse Source
This commit is contained in:
H.J. Lu 2013-07-02 08:03:29 -07:00
parent 77f01ab5d1
commit 1c81621c5b
3 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
ChangeLog
View File

@ -1,3 +1,9 @@
2013-07-02 H.J. Lu <hongjiu.lu@intel.com>
* sysdeps/i386/i686/multiarch/strcasecmp.S (__strcasecmp): Enable
SSE4.2 strcasecmp for libc.a.
* sysdeps/i386/i686/multiarch/strncase.S (__strncasecmp): Likewise.
2013-07-02 Joseph Myers <joseph@codesourcery.com>
[BZ #13304]

3
sysdeps/i386/i686/multiarch/strcasecmp.S
View File

@ -54,12 +54,9 @@ ENTRY(__strcasecmp)
testl $bit_SSSE3, CPUID_OFFSET+index_SSSE3+__cpu_features
jz 2f
leal __strcasecmp_ssse3, %eax
#if 0
// XXX Temporarily
testl $bit_SSE4_2, CPUID_OFFSET+index_SSE4_2+__cpu_features
jz 2f
leal __strcasecmp_sse4_2, %eax
#endif
2: ret
END(__strcasecmp)
#endif

3
sysdeps/i386/i686/multiarch/strncase.S
View File

@ -54,12 +54,9 @@ ENTRY(__strncasecmp)
testl $bit_SSSE3, CPUID_OFFSET+index_SSSE3+__cpu_features
jz 2f
leal __strncasecmp_ssse3, %eax
#if 0
// XXX Temporarily
testl $bit_SSE4_2, CPUID_OFFSET+index_SSE4_2+__cpu_features
jz 2f
leal __strncasecmp_sse4_2, %eax
#endif
2: ret
END(__strncasecmp)
#endif