AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-10 23:30:07 +00:00
Code Issues Packages Projects Releases Wiki Activity

Update.

Browse Source 
2003-05-19  Ed Connell  <ed.connell@sas.com>

	* sysdeps/unix/sysv/linux/i386/getcontext.S (getcontext): Retain
	floating point mask.
	* sysdeps/i386/fpu/fegetenv.c (fegetenv): Likewise.
This commit is contained in:
Ulrich Drepper 2003-06-24 09:02:16 +00:00
parent 67b78ef91b
commit 2417696712
3 changed files with 16 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
ChangeLog
View File

@ -1,3 +1,9 @@
2003-05-19 Ed Connell <ed.connell@sas.com>
* sysdeps/unix/sysv/linux/i386/getcontext.S (getcontext): Retain
floating point mask.
* sysdeps/i386/fpu/fegetenv.c (fegetenv): Likewise.
2003-06-23 Ulrich Drepper <drepper@redhat.com>
* sysdeps/pthread/aio_misc.h: Mark __aio_requests_mutex,

6
sysdeps/i386/fpu/fegetenv.c
View File

@ -1,5 +1,5 @@
/* Store current floating-point environment.
Copyright (C) 1997,99,2000,01 Free Software Foundation, Inc.
Copyright (C) 1997,1999,2000,2001,2003 Free Software Foundation, Inc.
This file is part of the GNU C Library.
Contributed by Ulrich Drepper <drepper@cygnus.com>, 1997.
@ -25,6 +25,10 @@ int
__fegetenv (fenv_t *envp)
{
__asm__ ("fnstenv %0" : "=m" (*envp));
/* And load it right back since the processor changes the mask.
Intel thought this opcode to be used in interrupt handlers which
would block all exceptions. */
__asm__ ("fldenv %0" : : "m" (*envp));
/* Success. */
return 0;

6
sysdeps/unix/sysv/linux/i386/getcontext.S
View File

@ -1,5 +1,5 @@
/* Save current context.
Copyright (C) 2001, 2002 Free Software Foundation, Inc.
Copyright (C) 2001, 2002, 2003 Free Software Foundation, Inc.
This file is part of the GNU C Library.
Contributed by Ulrich Drepper <drepper@redhat.com>, 2001.
@ -56,6 +56,10 @@ ENTRY(__getcontext)
movl %ecx, oFPREGS(%eax)
/* Save the floating-point context. */
fnstenv (%ecx)
/* And load it right back since the processor changes the mask.
Intel thought this opcode to be used in interrupt handlers which
would block all exceptions. */
fldenv (%ecx)
/* Save the current signal mask. */
pushl %ebx