AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-22 21:10:07 +00:00
Code Issues Packages Projects Releases Wiki Activity

riscv: Get level 3 cache's information

Browse Source 
RISC-V architecture extends the cache information for level 3 cache
in AUX vector in Linux v.6.1-rc1. This patch supports sysconf to get
the level 3 cache information.

Reviewed-by: Palmer Dabbelt <palmer@rivosinc.com>
Acked-by: Palmer Dabbelt <palmer@rivosinc.com>
This commit is contained in:
Zong Li 2022-11-09 11:40:59 -03:00 committed by Adhemerval Zanella
parent 1a8335a408
commit 38caf7a1cc
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
sysdeps/unix/sysv/linux/riscv/sysconf.c
View File

@ -90,6 +90,12 @@ __sysconf (int name)
return sysconf_get_cache_associativity (AT_L2_CACHEGEOMETRY);
case _SC_LEVEL2_CACHE_LINESIZE:
return sysconf_get_cache_linesize (AT_L2_CACHEGEOMETRY);
case _SC_LEVEL3_CACHE_SIZE:
return sysconf_get_cache_size (AT_L3_CACHESIZE);
case _SC_LEVEL3_CACHE_ASSOC:
return sysconf_get_cache_associativity (AT_L3_CACHEGEOMETRY);
case _SC_LEVEL3_CACHE_LINESIZE:
return sysconf_get_cache_linesize (AT_L3_CACHEGEOMETRY);
default:
return linux_sysconf (name);
}