AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-12-23 03:10:05 +00:00
Code Issues Packages Projects Releases Wiki Activity

* sysdeps/i386/sys/ucontext.h: Prepend REG_ to enum values and

Browse Source 
macros for register names, in line with 2000-03-14 linux change.
This commit is contained in:
Roland McGrath 2000-03-17 09:27:02 +00:00
parent da28fa2a44
commit 4ae1869356
2 changed files with 42 additions and 39 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
ChangeLog
View File

@ -1,5 +1,8 @@
2000-03-17 Roland McGrath <roland@baalperazim.frob.com> 2000-03-17 Roland McGrath <roland@baalperazim.frob.com>
* sysdeps/i386/sys/ucontext.h: Prepend REG_ to enum values and
macros for register names, in line with 2000-03-14 linux change.
* sysdeps/mach/sched_yield.c: New file. * sysdeps/mach/sched_yield.c: New file.
2000-03-13 Roland McGrath <roland@baalperazim.frob.com> 2000-03-13 Roland McGrath <roland@baalperazim.frob.com>

78
sysdeps/i386/sys/ucontext.h
View File

@ -1,4 +1,4 @@
/* Copyright (C) 1997, 1999 Free Software Foundation, Inc. /* Copyright (C) 1997,99,2000 Free Software Foundation, Inc.
This file is part of the GNU C Library. This file is part of the GNU C Library.
The GNU C Library is free software; you can redistribute it and/or The GNU C Library is free software; you can redistribute it and/or
@ -36,44 +36,44 @@ typedef greg_t gregset_t[NGREG];
/* Number of each register is the `gregset_t' array. */ /* Number of each register is the `gregset_t' array. */
enum enum
{ {
GS = 0, REG_GS = 0,
#define GS GS #define REG_GS REG_GS
FS, REG_FS,
#define FS FS #define REG_FS REG_FS
ES, REG_ES,
#define ES ES #define REG_ES REG_ES
DS, REG_DS,
#define DS DS #define REG_DS REG_DS
EDI, REG_EDI,
#define EDI EDI #define REG_EDI REG_EDI
ESI, REG_ESI,
#define ESI ESI #define REG_ESI REG_ESI
EBP, REG_EBP,
#define EBP EBP #define REG_EBP REG_EBP
ESP, REG_ESP,
#define ESP ESP #define REG_ESP REG_ESP
EBX, REG_EBX,
#define EBX EBX #define REG_EBX REG_EBX
EDX, REG_EDX,
#define EDX EDX #define REG_EDX REG_EDX
ECX, REG_ECX,
#define ECX ECX #define REG_ECX REG_ECX
EAX, REG_EAX,
#define EAX EAX #define REG_EAX REG_EAX
TRAPNO, REG_TRAPNO,
#define TRAPNO TRAPNO #define REG_TRAPNO REG_TRAPNO
ERR, REG_ERR,
#define ERR ERR #define REG_ERR REG_ERR
EIP, REG_EIP,
#define EIP EIP #define REG_EIP REG_EIP
CS, REG_CS,
#define CS CS #define REG_CS REG_CS
EFL, REG_EFL,
#define EFL EFL #define REG_EFL REG_EFL
UESP, REG_UESP,
#define UESP UESP #define REG_UESP REG_UESP
SS REG_SS
#define SS SS #define REG_SS REG_SS
}; };
/* Structure to describe FPU registers. */ /* Structure to describe FPU registers. */