AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-22 13:00:06 +00:00
Code Issues Packages Projects Releases Wiki Activity

aarch64: Fix branch target to loop16

Browse Source 
I goofed up when changing the loop8 name to loop16 and missed on out
the branch instance.  Fixed and actually build tested this time.

	* sysdeps/aarch64/memcmp.S (more16): Fix branch target loop16.
This commit is contained in:
Siddhesh Poyarekar 2018-03-06 22:56:35 +05:30
parent 30a81dae5b
commit 4e54d91863
2 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
ChangeLog
View File

@ -1,5 +1,7 @@
2018-03-06 Siddhesh Poyarekar <siddhesh@sourceware.org> 2018-03-06 Siddhesh Poyarekar <siddhesh@sourceware.org>
* sysdeps/aarch64/memcmp.S (more16): Fix loop16 branch target.
* sysdeps/aarch64/memcmp.S: Widen comparison to 16 bytes at a * sysdeps/aarch64/memcmp.S: Widen comparison to 16 bytes at a
time. time.

2
sysdeps/aarch64/memcmp.S
View File

@ -75,7 +75,7 @@ L(more16):
/* We overlap loads between 0-32 bytes at either side of SRC1 when we /* We overlap loads between 0-32 bytes at either side of SRC1 when we
try to align, so limit it only to strings larger than 128 bytes. */ try to align, so limit it only to strings larger than 128 bytes. */
cmp limit, 96 cmp limit, 96
b.ls L(loop8) b.ls L(loop16)
/* Align src1 and adjust src2 with bytes not yet done. */ /* Align src1 and adjust src2 with bytes not yet done. */
and tmp1, src1, 15 and tmp1, src1, 15