AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-10 23:30:07 +00:00
Code Issues Packages Projects Releases Wiki Activity

* sysdeps/mips/memcpy.S: Map t0-3 to a4-7 on new abis. * sysdeps/mips/memset.S: Likewise. * sysdeps/mips/sys/regdef.h: Alias a4-7 or t0-3 to $8-11 depending on the ABI.

Browse Source 
* sysdeps/mips/memcpy.S: Map t0-3 to a4-7 on new abis.
	* sysdeps/mips/memset.S: Likewise.
	* sysdeps/mips/sys/regdef.h: Alias a4-7 or t0-3 to $8-11
	depending on the ABI.

2003-03-14  Alexandre Oliva  <aoliva@redhat.com>
This commit is contained in:
Alexandre Oliva 2003-03-14 05:31:28 +00:00
parent 1b12a2cb72
commit 5ace139364
4 changed files with 35 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
ChangeLog
View File

@ -1,3 +1,10 @@
2003-03-14 Alexandre Oliva <aoliva@redhat.com>
* sysdeps/mips/memcpy.S: Map t0-3 to a4-7 on new abis.
* sysdeps/mips/memset.S: Likewise.
* sysdeps/mips/sys/regdef.h: Alias a4-7 or t0-3 to $8-11
depending on the ABI.
2003-03-14 Alexandre Oliva <aoliva@redhat.com>
* sysdeps/mips/atomicity.h (exchange_and_add, atomic_add):

13
sysdeps/mips/memcpy.S
View File

@ -40,6 +40,19 @@
# define SWLO swl /* low part is left in little-endian */
#endif
#ifndef t0
# define t0 a4
#endif
#ifndef t1
# define t1 a5
#endif
#ifndef t2
# define t2 a6
#endif
#ifndef t3
# define t3 a7
#endif
ENTRY (memcpy)
.set noreorder

7
sysdeps/mips/memset.S
View File

@ -34,6 +34,13 @@
# define SWHI swr /* high part is right in little-endian */
#endif
#ifndef t0
# define t0 a4
#endif
#ifndef t1
# define t1 a5
#endif
ENTRY (memset)
.set noreorder

9
sysdeps/mips/sys/regdef.h
View File

@ -1,4 +1,4 @@
/* Copyright (C) 1997, 1998 Free Software Foundation, Inc.
/* Copyright (C) 1997, 1998, 2002, 2003 Free Software Foundation, Inc.
This file is part of the GNU C Library.
Contributed by Ralf Baechle <ralf@gnu.org>.
@ -31,10 +31,17 @@
#define a1 $5
#define a2 $6
#define a3 $7
#if _MIPS_SIM != _MIPS_SIM_ABI32
#define a4 $8
#define a5 $9
#define a6 $10
#define a7 $11
#else /* if _MIPS_SIM == _MIPS_SIM_ABI32 */
#define t0 $8 /* caller saved */
#define t1 $9
#define t2 $10
#define t3 $11
#endif /* _MIPS_SIM == _MIPS_SIM_ABI32 */
#define t4 $12
#define t5 $13
#define t6 $14