AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-12-23 03:10:05 +00:00
Code Issues Packages Projects Releases Wiki Activity

powerpc: Fix encoding of POWER8 instruction

Browse Source 
This patch adds a binary encoding for 'mtvsrd' instruction to avoid
build failures when assembler does not support POWER8.
This commit is contained in:
Adhemerval Zanella 2014-11-03 07:26:33 -05:00
parent 04b76b5aa8
commit 5e4df2848d
2 changed files with 13 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
ChangeLog
View File

@ -1,3 +1,8 @@
2014-11-03 Adhemerval Zanella <azanella@linux.vnet.ibm.com>
* sysdeps/powerpc/powerpc64/power8/memset.S (MTVSRD_V1_R4): Encode
mtvsrd instruction in binary form.
2014-11-03 Andreas Schwab <schwab@suse.de>
[BZ #17522]

9
sysdeps/powerpc/powerpc64/power8/memset.S
View File

@ -17,6 +17,13 @@
<http://www.gnu.org/licenses/>. */
#include <sysdep.h>
#include <endian.h>
#if __BYTE_ORDER == __LITTLE_ENDIAN
#define MTVSRD_V1_R4 .byte 0x66,0x01,0x24,0x7c /* mtvsrd v1,r4 */
#else
#define MTVSRD_V1_R4 .byte 0x7c,0x24,0x01,0x66
#endif
/* __ptr_t [r3] memset (__ptr_t s [r3], int c [r4], size_t n [r5]));
Returns 's'. */
@ -142,7 +149,7 @@ L(tail_bytes):
vector instruction to achieve best throughput. */
L(huge_vector):
/* Replicate set byte to quadword in VMX register. */
mtvsrd v1,r4
MTVSRD_V1_R4
xxpermdi 32,v0,v1,0
vspltb v2,v0,15