mirror of
https://sourceware.org/git/glibc.git
synced 2025-01-07 10:00:07 +00:00
[AArch64] Add ifunc support for Ares
Add Ares to the midr_el0 list and support ifunc dispatch. Since Ares
supports 2 128-bit loads/stores, use Neon registers for memcpy by
selecting __memcpy_falkor by default (we should rename this to
__memcpy_simd or similar).
* manual/tunables.texi (glibc.cpu.name): Add ares tunable.
* sysdeps/aarch64/multiarch/memcpy.c (__libc_memcpy): Use
__memcpy_falkor for ares.
* sysdeps/unix/sysv/linux/aarch64/cpu-features.h (IS_ARES):
Add new define.
* sysdeps/unix/sysv/linux/aarch64/cpu-features.c (cpu_list):
Add ares cpu.
(cherry picked from commit 02f440c1ef
)
This commit is contained in:
parent
e6b7252040
commit
5f0d2e0491
10
ChangeLog
10
ChangeLog
@ -1,3 +1,13 @@
|
||||
2019-09-06 Wilco Dijkstra <wdijkstr@arm.com>
|
||||
|
||||
* manual/tunables.texi (glibc.cpu.name): Add ares tunable.
|
||||
* sysdeps/aarch64/multiarch/memcpy.c (__libc_memcpy): Use
|
||||
__memcpy_falkor for ares.
|
||||
* sysdeps/unix/sysv/linux/aarch64/cpu-features.h (IS_ARES):
|
||||
Add new define.
|
||||
* sysdeps/unix/sysv/linux/aarch64/cpu-features.c (cpu_list):
|
||||
Add ares cpu.
|
||||
|
||||
2019-09-06 Siddhesh Poyarekar <siddhesh@sourceware.org>
|
||||
|
||||
* sysdeps/aarch64/multiarch/memcpy_falkor.S (__memcpy_falkor):
|
||||
|
@ -333,7 +333,7 @@ This tunable is specific to powerpc, powerpc64 and powerpc64le.
|
||||
The @code{glibc.tune.cpu=xxx} tunable allows the user to tell @theglibc{} to
|
||||
assume that the CPU is @code{xxx} where xxx may have one of these values:
|
||||
@code{generic}, @code{falkor}, @code{thunderxt88}, @code{thunderx2t99},
|
||||
@code{thunderx2t99p1}.
|
||||
@code{thunderx2t99p1}, @code{ares}.
|
||||
|
||||
This tunable is specific to aarch64.
|
||||
@end deftp
|
||||
|
@ -35,7 +35,7 @@ extern __typeof (__redirect_memcpy) __memcpy_falkor attribute_hidden;
|
||||
libc_ifunc (__libc_memcpy,
|
||||
(IS_THUNDERX (midr)
|
||||
? __memcpy_thunderx
|
||||
: (IS_FALKOR (midr)
|
||||
: (IS_FALKOR (midr) || IS_ARES (midr)
|
||||
? __memcpy_falkor
|
||||
: __memcpy_generic)));
|
||||
|
||||
|
@ -35,6 +35,7 @@ static struct cpu_list cpu_list[] = {
|
||||
{"thunderxt88", 0x430F0A10},
|
||||
{"thunderx2t99", 0x431F0AF0},
|
||||
{"thunderx2t99p1", 0x420F5160},
|
||||
{"ares", 0x411FD0C0},
|
||||
{"generic", 0x0}
|
||||
};
|
||||
|
||||
|
@ -44,6 +44,9 @@
|
||||
#define IS_FALKOR(midr) (MIDR_IMPLEMENTOR(midr) == 'Q' \
|
||||
&& MIDR_PARTNUM(midr) == 0xc00)
|
||||
|
||||
#define IS_ARES(midr) (MIDR_IMPLEMENTOR(midr) == 'A' \
|
||||
&& MIDR_PARTNUM(midr) == 0xd0c)
|
||||
|
||||
struct cpu_features
|
||||
{
|
||||
uint64_t midr_el1;
|
||||
|
Loading…
Reference in New Issue
Block a user