AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-05 21:00:05 +00:00
Code Issues Packages Projects Releases Wiki Activity

Disable branch predict instruction.

Browse Source
This commit is contained in:
Ulrich Drepper 2000-06-22 22:39:12 +00:00
parent 2b22b8816c
commit 620809193e
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
sysdeps/ia64/memcpy.S
View File

@ -87,7 +87,8 @@ ENTRY(memcpy)
.rotp p[MEMLAT + 2]
mov ret0 = in0 // return value = dest
mov saved_pr = pr // save the predicate registers
brp.loop.many.tk.tk.imp .l0, .done - 16
// brp is currently broken - reenable when it gets fixed.
// brp.loop.many .l0, .done - 16
mov saved_lc = ar.lc // save the loop counter
or tmp3 = in0, in1 ;; // tmp3 = dest | src
or tmp3 = tmp3, in2 // tmp3 = dest | src | len