AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-12-23 03:10:05 +00:00
Code Issues Packages Projects Releases Wiki Activity

* sysdeps/unix/sysv/linux/mips/sys/tas.h (_test_and_set): Added memory

Browse Source 
barriers to enforce strict ordering on weakly ordered systems.
This commit is contained in:
Daniel Jacobowitz 2008-03-28 17:41:20 +00:00
parent 04d6ca32f1
commit 625680f978
2 changed files with 9 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
ChangeLog.mips
View File

@ -1,3 +1,8 @@
2008-03-27 Robin Randhawa <robin@mips.com>
* sysdeps/unix/sysv/linux/mips/sys/tas.h (_test_and_set): Added memory
barriers to enforce strict ordering on weakly ordered systems.
2008-03-26 David Stephenson <david.stephenson@sicortex.com>
Daniel Jacobowitz <dan@codesourcery.com>

6
sysdeps/unix/sysv/linux/mips/sys/tas.h
View File

@ -40,17 +40,19 @@ __NTH (_test_and_set (int *p, int v))
__asm__ __volatile__
("/* Inline test and set */\n"
"1:\n\t"
".set push\n\t"
#if _MIPS_SIM == _ABIO32
".set mips2\n\t"
#endif
"sync\n\t"
"1:\n\t"
"ll %0,%3\n\t"
"move %1,%4\n\t"
"beq %0,%4,2f\n\t"
"sc %1,%2\n\t"
".set pop\n\t"
"beqz %1,1b\n"
"sync\n\t"
".set pop\n\t"
"2:\n\t"
"/* End test and set */"
: "=&r" (r), "=&r" (t), "=m" (*p)