AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-21 12:30:06 +00:00
Code Issues Packages Projects Releases Wiki Activity

contrib.texi: Fix format of MIPS and RISC-V

Browse Source 
Signed-off-by: Andreas K. Hüttel <dilfridge@gentoo.org>
This commit is contained in:
Andreas K. Hüttel 2024-07-21 14:12:30 +02:00
parent 256574679f
commit 668e14a304
No known key found for this signature in database
GPG Key ID: DC2B16215ED5412A
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
manual/contrib.texi
View File

@ -230,7 +230,7 @@ Torbj@"orn Granlund for fast implementations of many of the string
functions (@code{memcpy}, @code{strlen}, etc.).
@item
Evan Green for work on the riscv port.
Evan Green for work on the RISC-V port.
@item
Vineet Gupta for their maintainership of the ARC port.
@ -635,7 +635,7 @@ Adam Yi for various fixes.
Eric Youngdale for implementing versioning of objects on the symbol level.
@item
YunQiang Su for work on the mips port.
YunQiang Su for work on the MIPS port.
@item
Adhemerval Zanella for optimized functions on PowerPC, ISO C threads support,
@ -645,7 +645,7 @@ the work on tunables, fortify improvements, and numerous contributions and fixes
Xuelei Zhang for optimized functions on AArch64.
@item
Junxian Zhu for work on the mips port.
Junxian Zhu for work on the MIPS port.
@end itemize