AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2025-01-09 10:50:08 +00:00
Code Issues Packages Projects Releases Wiki Activity

2013-09-23 Steve Ellcey <sellcey@mips.com>

Browse Source 
* sysdeps/mips/fpu/fegetround.c (fegetround): Use _FPU_RC_MASK.
	* sysdeps/mips/fpu/fesetround.c (fesetround): Use _FPU_RC_MASK.
This commit is contained in:
Steve Ellcey 2013-09-23 09:39:32 -07:00
parent 5b04bb073c
commit 6b9a5fe450
3 changed files with 8 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
ports/ChangeLog.mips
View File

@ -1,3 +1,8 @@
2013-09-23 Steve Ellcey <sellcey@mips.com>
* sysdeps/mips/fpu/fegetround.c (fegetround): Use _FPU_RC_MASK.
* sysdeps/mips/fpu/fesetround.c (fesetround): Use _FPU_RC_MASK.
2013-09-23 Steve Ellcey <sellcey@mips.com> 2013-09-23 Steve Ellcey <sellcey@mips.com>
* sysdeps/mips/fpu_control.h (_FPU_RC_MASK): New. * sysdeps/mips/fpu_control.h (_FPU_RC_MASK): New.

2
ports/sysdeps/mips/fpu/fegetround.c
View File

@ -28,5 +28,5 @@ fegetround (void)
/* Get control word. */ /* Get control word. */
_FPU_GETCW (cw); _FPU_GETCW (cw);
return cw & 0x3; return cw & _FPU_RC_MASK;
} }

4
ports/sysdeps/mips/fpu/fesetround.c
View File

@ -25,7 +25,7 @@ fesetround (int round)
{ {
fpu_control_t cw; fpu_control_t cw;
if ((round & ~0x3) != 0) if ((round & ~_FPU_RC_MASK) != 0)
/* ROUND is no valid rounding mode. */ /* ROUND is no valid rounding mode. */
return 1; return 1;
@ -33,7 +33,7 @@ fesetround (int round)
_FPU_GETCW (cw); _FPU_GETCW (cw);
/* Set rounding bits. */ /* Set rounding bits. */
cw &= ~0x3; cw &= ~_FPU_RC_MASK;
cw |= round; cw |= round;
/* Set new state. */ /* Set new state. */
_FPU_SETCW (cw); _FPU_SETCW (cw);