AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-22 04:50:07 +00:00
Code Issues Packages Projects Releases Wiki Activity

powerpc: Change atomic_write_barrier to have release semantics.

Browse Source
This commit is contained in:
Torvald Riegel 2014-10-18 01:01:58 +02:00
parent d6f373d21b
commit 7f981fc24a
4 changed files with 11 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
ChangeLog
View File

@ -1,3 +1,11 @@
2014-10-31 Torvald Riegel <triegel@redhat.com>
* sysdeps/powerpc/bits/atomic.h (atomic_write_barrier): Remove and...
* sysdeps/powerpc/powerpc32/bits/atomic.h (atomic_write_barrier):
... add here and use lwsync or sync ...
* sysdeps/powerpc/powerpc64/bits/atomic.h (atomic_write_barrier):
... and add here using lwsync.
2014-10-31 Matthew Fortune <matthew.fortune@imgtec.com>
* elf/dl-machine-reject-phdr.h: New file.

1
sysdeps/powerpc/bits/atomic.h
View File

@ -77,7 +77,6 @@ typedef uintmax_t uatomic_max_t;
#endif
#define atomic_full_barrier() __asm ("sync" ::: "memory")
#define atomic_write_barrier() __asm ("eieio" ::: "memory")
#define __arch_compare_and_exchange_val_32_acq(mem, newval, oldval) \
({ \

2
sysdeps/powerpc/powerpc32/bits/atomic.h
View File

@ -117,6 +117,7 @@
# ifndef UP
# define __ARCH_REL_INSTR "lwsync"
# endif
# define atomic_write_barrier() __asm ("lwsync" ::: "memory")
#else
/*
* Older powerpc32 processors don't support the new "light weight"
@ -124,6 +125,7 @@
* for all powerpc32 applications.
*/
# define atomic_read_barrier() __asm ("sync" ::: "memory")
# define atomic_write_barrier() __asm ("sync" ::: "memory")
#endif
/*

1
sysdeps/powerpc/powerpc64/bits/atomic.h
View File

@ -234,6 +234,7 @@
#ifndef UP
# define __ARCH_REL_INSTR "lwsync"
#endif
#define atomic_write_barrier() __asm ("lwsync" ::: "memory")
/*
* Include the rest of the atomic ops macros which are common to both