AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-10 15:20:10 +00:00
Code Issues Packages Projects Releases Wiki Activity

* sysdeps/x86_64/cacheinfo.c (intel_02_known): New entry 0x3f.

Browse Source 
* sysdeps/unix/sysv/linux/i386/sysconf.c (intel_02_known): Likewise.
This commit is contained in:
Ulrich Drepper 2007-12-23 19:32:44 +00:00
parent ee269826ab
commit 80af8b826c
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
ChangeLog
View File

@ -1,3 +1,8 @@
2007-12-23 Ulrich Drepper <drepper@redhat.com>
* sysdeps/x86_64/cacheinfo.c (intel_02_known): New entry 0x3f.
* sysdeps/unix/sysv/linux/i386/sysconf.c (intel_02_known): Likewise.
2007-12-17 Roland McGrath <roland@redhat.com>
* inet/ether_line.c (ether_line): Remove unused variable.