AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-12-24 03:31:07 +00:00
Code Issues Packages Projects Releases Wiki Activity

<sys/platform/x86.h>: Add LA57 support

Browse Source 
Add 57-bit linear addresses and five-level paging (LA57) support to
<sys/platform/x86.h>.
Reviewed-by: Noah Goldstein <goldstein.w.n@gmail.com>
This commit is contained in:
H.J. Lu 2023-04-05 09:21:28 -07:00
parent 083204a0e2
commit 8c8e391166
3 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
manual/platform.texi
View File

@ -394,6 +394,9 @@ the indirect branch predictor barrier (IBPB).
@item
@code{L1D_FLUSH} -- IA32_FLUSH_CMD MSR.
@item
@code{LA57} -- 57-bit linear addresses and five-level paging.
@item
@code{LAHF64_SAHF64} -- LAHF/SAHF available in 64-bit mode.

2
sysdeps/x86/bits/platform/x86.h
View File

@ -182,7 +182,7 @@ enum
x86_cpu_INDEX_7_ECX_13 = x86_cpu_index_7_ecx + 13,
x86_cpu_AVX512_VPOPCNTDQ = x86_cpu_index_7_ecx + 14,
x86_cpu_INDEX_7_ECX_15 = x86_cpu_index_7_ecx + 15,
x86_cpu_INDEX_7_ECX_16 = x86_cpu_index_7_ecx + 16,
x86_cpu_LA57 = x86_cpu_index_7_ecx + 16,
/* Note: Bits 17-21: The value of MAWAU used by the BNDLDX and BNDSTX
instructions in 64-bit mode. */
x86_cpu_RDPID = x86_cpu_index_7_ecx + 22,

1
sysdeps/x86/tst-get-cpu-features.c
View File

@ -144,6 +144,7 @@ do_test (void)
CHECK_CPU_FEATURE_PRESENT (AVX512_VNNI);
CHECK_CPU_FEATURE_PRESENT (AVX512_BITALG);
CHECK_CPU_FEATURE_PRESENT (AVX512_VPOPCNTDQ);
CHECK_CPU_FEATURE_PRESENT (LA57);
CHECK_CPU_FEATURE_PRESENT (RDPID);
CHECK_CPU_FEATURE_PRESENT (KL);
CHECK_CPU_FEATURE_PRESENT (CLDEMOTE);