AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-29 08:11:08 +00:00
Code Issues Packages Projects Releases Wiki Activity

x86_64: Fix svml_s_asinhf4_core_sse4.S code formatting

Browse Source 
This commit contains following formatting changes

1. Instructions proceeded by a tab.
2. Instruction less than 8 characters in length have a tab
   between it and the first operand.
3. Instruction greater than 7 characters in length have a
   space between it and the first operand.
4. Tabs after `#define`d names and their value.
5. 8 space at the beginning of line replaced by tab.
6. Indent comments with code.
7. Remove redundent .text section.
8. 1 space between line content and line comment.
9. Space after all commas.

Reviewed-by: Noah Goldstein <goldstein.w.n@gmail.com>
This commit is contained in:
Sunil K Pandey 2022-03-07 10:47:09 -08:00
parent 41d4013a74
commit 9026b251b3
1 changed files with 413 additions and 414 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

35
sysdeps/x86_64/fpu/multiarch/svml_s_asinhf4_core_sse4.S
View File

@ -51,7 +51,6 @@
#include <sysdep.h>
.text
.section .text.sse4, "ax", @progbits
ENTRY(_ZGVbN4v_asinhf_sse4)
subq $72, %rsp
@ -447,12 +446,12 @@ typedef struct {
} __svml_sasinh_data_internal;
#endif
__svml_sasinh_data_internal:
/*== SgnMask ==*/
/* SgnMask */
.long 0x7fffffff, 0x7fffffff, 0x7fffffff, 0x7fffffff
/*== sOne = SP 1.0 ==*/
/* sOne = SP 1.0 */
.align 16
.long 0x3f800000, 0x3f800000, 0x3f800000, 0x3f800000
/*== sPoly[] = SP polynomial ==*/
/* sPoly[] = SP polynomial */
.align 16
.long 0xbf000000, 0xbf000000, 0xbf000000, 0xbf000000 /* -5.0000000000000000000000000e-01 P0 */
.long 0x3eaaaa94, 0x3eaaaa94, 0x3eaaaa94, 0x3eaaaa94 /* 3.3333265781402587890625000e-01 P1 */
@ -462,46 +461,46 @@ __svml_sasinh_data_internal:
.long 0x3e0fcb12, 0x3e0fcb12, 0x3e0fcb12, 0x3e0fcb12 /* 1.4042308926582336425781250e-01 P5 */
.long 0xbe1ad9e3, 0xbe1ad9e3, 0xbe1ad9e3, 0xbe1ad9e3 /* -1.5122179687023162841796875e-01 P6 */
.long 0x3e0d84ed, 0x3e0d84ed, 0x3e0d84ed, 0x3e0d84ed /* 1.3820238411426544189453125e-01 P7 */
/*== iBrkValue = SP 2/3 ==*/
/* iBrkValue = SP 2/3 */
.align 16
.long 0x3f2aaaab, 0x3f2aaaab, 0x3f2aaaab, 0x3f2aaaab
/*== iOffExpoMask = SP significand mask ==*/
/* iOffExpoMask = SP significand mask */
.align 16
.long 0x007fffff, 0x007fffff, 0x007fffff, 0x007fffff
/*== sBigThreshold ==*/
/* sBigThreshold */
.align 16
.long 0x4E800000, 0x4E800000, 0x4E800000, 0x4E800000
/*== sC2 ==*/
/* sC2 */
.align 16
.long 0x3EC00000, 0x3EC00000, 0x3EC00000, 0x3EC00000
/*== sC3 ==*/
/* sC3 */
.align 16
.long 0x3EA00000, 0x3EA00000, 0x3EA00000, 0x3EA00000
/*== sHalf ==*/
/* sHalf */
.align 16
.long 0x3F000000, 0x3F000000, 0x3F000000, 0x3F000000
/*== sLargestFinite ==*/
/* sLargestFinite */
.align 16
.long 0x7F7FFFFF, 0x7F7FFFFF, 0x7F7FFFFF, 0x7F7FFFFF
/*== sLittleThreshold ==*/
/* sLittleThreshold */
.align 16
.long 0x3D800000, 0x3D800000, 0x3D800000, 0x3D800000
/*== sSign ==*/
/* sSign */
.align 16
.long 0x80000000, 0x80000000, 0x80000000, 0x80000000
/*== sThirtyOne ==*/
/* sThirtyOne */
.align 16
.long 0x41F80000, 0x41F80000, 0x41F80000, 0x41F80000
/*== sTopMask11 ==*/
/* sTopMask11 */
.align 16
.long 0xFFFFE000, 0xFFFFE000, 0xFFFFE000, 0xFFFFE000
/*== sTopMask8 ==*/
/* sTopMask8 */
.align 16
.long 0xFFFF0000, 0xFFFF0000, 0xFFFF0000, 0xFFFF0000
/*== XScale ==*/
/* XScale */
.align 16
.long 0x30800000, 0x30800000, 0x30800000, 0x30800000
/*== sLn2 = SP ln(2) ==*/
/* sLn2 = SP ln(2) */
.align 16
.long 0x3f317218, 0x3f317218, 0x3f317218, 0x3f317218
.align 16