AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-12-21 10:20:06 +00:00
Code Issues Packages Projects Releases Wiki Activity

(struct sigcontext): sc_gpr has 31 elts; sc_gpr, sc_pc, sc_mdlo, sc_mdhi

Browse Source 
are arranged in that order to mimic struct mips_thread_state.
This commit is contained in:
Roland McGrath 1994-08-03 01:36:31 +00:00
parent 5064f78e9d
commit b6cc520764
1 changed files with 6 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
sysdeps/mach/hurd/mips/sigcontext.h
View File

@ -30,14 +30,12 @@ struct sigcontext
/* Port this thread is doing an interruptible RPC on. */ /* Port this thread is doing an interruptible RPC on. */
unsigned int sc_intr_port; unsigned int sc_intr_port;
/* "General" registers. */
int sc_gpr[32];
int sc_sp; /* Stack pointer. */
int sc_fp; /* Frame pointer. */
int sc_pc; /* Instruction pointer. */
int sc_ps; /* Processor status. */
/* These four elements are laid out just like a `struct mips_thread_state';
trampoline.c knows this, so it must be changed if this changes. */
int sc_gpr[31]; /* "General" registers; [0] is r1. */
int sc_pc; /* Instruction pointer. */
int sc_mdlo, sc_mdhi; /* High and low multiplication results. */ int sc_mdlo, sc_mdhi; /* High and low multiplication results. */
int sc_ps; /* Processor status. */
}; };