AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-10 07:10:06 +00:00
Code Issues Packages Projects Releases Wiki Activity

Remove special L2 cache case for Knights Landing

Browse Source 
L2 cache is shared by 2 cores on Knights Landing, which has 4 threads
per core:

https://en.wikipedia.org/wiki/Xeon_Phi#Knights_Landing

So L2 cache is shared by 8 threads on Knights Landing as reported by
CPUID.  We should remove special L2 cache case for Knights Landing.

	[BZ #18185]
	* sysdeps/x86/cacheinfo.c (init_cacheinfo): Don't limit threads
	sharing L2 cache to 2 for Knights Landing.
This commit is contained in:
H.J. Lu 2016-05-20 14:41:14 -07:00
parent b003c666ef
commit b7598b1b85
2 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
ChangeLog
View File

@ -1,3 +1,9 @@
2016-05-20 H.J. Lu <hongjiu.lu@intel.com>
[BZ #18185]
* sysdeps/x86/cacheinfo.c (init_cacheinfo): Don't limit threads
sharing L2 cache to 2 for Knights Landing.
2016-05-20 Joseph Myers <joseph@codesourcery.com>
* conform/data/ftw.h-data (struct FTW): Do not expect for [XPG3].

2
sysdeps/x86/cacheinfo.c
View File

@ -573,8 +573,6 @@ init_cacheinfo (void)
{
switch (model)
{
case 0x57:
/* Knights Landing has L2 cache shared by 2 cores. */
case 0x37:
case 0x4a:
case 0x4d: