AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-25 06:20:06 +00:00
Code Issues Packages Projects Releases Wiki Activity

Last change caused infinite loops because of missing loop increment.

Browse Source
This commit is contained in:
Ulrich Drepper 2011-03-22 01:52:43 -04:00
parent 786e84c533
commit bb2420590c
3 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
ChangeLog
View File

@ -1,3 +1,9 @@
2011-03-22 Ulrich Drepper <drepper@gmail.com>
* sysdeps/unix/sysv/linux/i386/sysconf.c (intel_check_word): Increment
round counter.
* sysdeps/x86_64/cacheinfo.c (intel_check_word): Likewise.
2011-03-20 H.J. Lu <hongjiu.lu@intel.com> 2011-03-20 H.J. Lu <hongjiu.lu@intel.com>
[BZ #12597] [BZ #12597]

2
sysdeps/unix/sysv/linux/i386/sysconf.c
View File

@ -231,6 +231,8 @@ intel_check_word (int name, unsigned int value, bool *has_level_2,
assert (offset == 2); assert (offset == 2);
return (ebx & 0xfff) + 1; return (ebx & 0xfff) + 1;
} }
++round;
} }
/* There is no other cache information anywhere else. */ /* There is no other cache information anywhere else. */
break; break;

2
sysdeps/x86_64/cacheinfo.c
View File

@ -226,6 +226,8 @@ intel_check_word (int name, unsigned int value, bool *has_level_2,
assert (offset == 2); assert (offset == 2);
return (ebx & 0xfff) + 1; return (ebx & 0xfff) + 1;
} }
++round;
} }
/* There is no other cache information anywhere else. */ /* There is no other cache information anywhere else. */
break; break;