AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-12-24 03:31:07 +00:00
Code Issues Packages Projects Releases Wiki Activity

(fesetexceptflag): Set enable bits not raised exception bits.

Browse Source
This commit is contained in:
Ulrich Drepper 2003-12-18 03:58:26 +00:00
parent 2da72a511e
commit c1f024c3e1
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
sysdeps/hppa/fpu/fsetexcptflg.c
View File

@ -29,8 +29,7 @@ fesetexceptflag (const fexcept_t *flagp, int excepts)
/* Get the current status word. */
__asm__ ("fstd %%fr0,0(%1)" : "=m" (*sw) : "r" (sw));
/* Install the new exception flags bits. */
sw[0] &= ~(excepts & (FE_ALL_EXCEPT >> 27));
/* Install new enable trap bits */
sw[0] |= (*flagp & excepts & FE_ALL_EXCEPT) << 27;
/* Store the new status word. */