AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-09-20 08:30:00 +00:00
Code Issues Packages Projects Releases Wiki Activity

Set fast unaligned load flag for new Intel microarchitecture

Browse Source 
I have small patch for new Intel Silvermont machines.

http://newsroom.intel.com/community/intel_newsroom/blog/2013/05/06/intel-launches-low-power-high-performance-silvermont-microarchitecture

I checked this on my machine and see that strcpy, ... unaligned
versions are faster than ssse3 versions.
This commit is contained in:
Liubov Dmitrieva 2013-06-14 20:46:15 +02:00 committed by Andreas Jaeger
parent 747ef469ff
commit d086fc7ba0
2 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
ChangeLog
View File

@ -1,3 +1,8 @@
2013-06-14 Liubov Dmitrieva <liubov.dmitrieva@intel.com>
* sysdeps/x86_64/multiarch/init-arch.c (__init_cpu_features):
Set bit_Fast_Unaligned_Load for Intel Silvermont architecture.
2013-06-14 Siddhesh Poyarekar <siddhesh@redhat.com>
H.J. Lu <hjl.tools@gmail.com>

7
sysdeps/x86_64/multiarch/init-arch.c
View File

@ -78,6 +78,13 @@ __init_cpu_features (void)
__cpu_features.feature[index_Slow_BSF] |= bit_Slow_BSF;
break;
case 0x37:
/* Unaligned load versions are faster than SSSE3
on Silvermont. */
__cpu_features.feature[index_Fast_Unaligned_Load]
|= bit_Fast_Unaligned_Load;
break;
default:
/* Unknown family 0x06 processors. Assuming this is one
of Core i3/i5/i7 processors if AVX is available. */