AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-12-24 03:31:07 +00:00
Code Issues Packages Projects Releases Wiki Activity

(feholdexcept): Fix order of fp status register loads.

Browse Source
This commit is contained in:
Ulrich Drepper 2004-02-21 02:10:01 +00:00
parent 45f79d6b6a
commit e98a88227f
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
sysdeps/hppa/fpu/feholdexcpt.c
View File

@ -46,11 +46,11 @@ feholdexcept (fenv_t *envp)
/* Load the new environment. */
_regs = &clear;
__asm__ (
"fldd,ma -8(%1),%%fr3\n"
"fldd,ma -8(%1),%%fr2\n"
"fldd,ma -8(%1),%%fr1\n"
"fldd 0(%1),%%fr0\n"
: "=m" (*_regs), "+r" (_regs));
"fldd,ma 8(%0),%%fr0\n"
"fldd,ma 8(%0),%%fr1\n"
"fldd,ma 8(%0),%%fr2\n"
"fldd 0(%0),%%fr3\n"
: : "r" (_regs));
return 0;
}