AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2025-01-10 19:30:10 +00:00
Code Issues Packages Projects Releases Wiki Activity

Cleanup feclearexcept to use the same logic as the ARM version. No functional changes.

Browse Source
This commit is contained in:
Wilco Dijkstra 2014-10-24 13:01:38 +00:00
parent e226de3372
commit ea9a7c8b06
2 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
ChangeLog
View File

@ -115,6 +115,11 @@
(lchown): Likewise.
(fchown): Likewise.
2014-10-23 Wilco Dijkstra <wdijkstr@arm.com>
* sysdeps/aarch64/fpu/fclrexcpt.c (feclearexcept):
Simplify logic.
2014-10-23 Wilco Dijkstra <wdijkstr@arm.com>
* sysdeps/aarch64/fpu/fsetexcptflg.c (fsetexceptflag):

2
sysdeps/aarch64/fpu/fclrexcpt.c
View File

@ -28,7 +28,7 @@ feclearexcept (int excepts)
excepts &= FE_ALL_EXCEPT;
_FPU_GETFPSR (fpsr);
fpsr_new = (fpsr & ~FE_ALL_EXCEPT) | (fpsr & FE_ALL_EXCEPT & ~excepts);
fpsr_new = fpsr & ~excepts;
if (fpsr != fpsr_new)
_FPU_SETFPSR (fpsr_new);