AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-26 06:50:07 +00:00
Code Issues Packages Projects Releases Wiki Activity

Correct order of arguments of __arm_assisted_compare_and_exchange_val_32_acq.

Browse Source
This commit is contained in:
Joseph Myers 2012-09-21 23:42:16 +00:00
parent 431531094f
commit eaf6f205ff
2 changed files with 7 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
ports/ChangeLog.arm
View File

@ -1,3 +1,9 @@
2012-09-21 Joseph Myers <joseph@codesourcery.com>
* sysdeps/arm/bits/atomic.h [!__GCC_HAVE_SYNC_COMPARE_AND_SWAP_4]
(__arch_compare_and_exchange_val_32_acq): Correct order of
arguments of __arm_assisted_compare_and_exchange_val_32_acq.
2012-09-12 Joseph Myers <joseph@codesourcery.com>
* sysdeps/arm/get-rounding-mode.h: New file.

2
ports/sysdeps/arm/bits/atomic.h
View File

@ -58,7 +58,7 @@ void __arm_link_error (void);
__sync_val_compare_and_swap ((mem), (oldval), (newval))
#else
# define __arch_compare_and_exchange_val_32_acq(mem, newval, oldval) \
__arm_assisted_compare_and_exchange_val_32_acq ((mem), (oldval), (newval))
__arm_assisted_compare_and_exchange_val_32_acq ((mem), (newval), (oldval))
#endif
/* We don't support atomic operations on any non-word types.