AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-22 13:00:06 +00:00
Code Issues Packages Projects Releases Wiki Activity

Small fix to POWER7 32-bit memcpy

Browse Source
This commit is contained in:
Luis Machado 2010-05-28 14:19:21 -07:00 committed by Ulrich Drepper
parent 3c88fe1e3a
commit eb5ad2eb0d
2 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
ChangeLog
View File

@ -1,3 +1,7 @@
2010-05-28 Luis Machado <luisgpm@br.ibm.com>
* sysdeps/powerpc/powerpc32/power7/memcpy.S: Exchange srdi for srwi.
2010-05-26 H.J. Lu <hongjiu.lu@intel.com>
[BZ #11640]

4
sysdeps/powerpc/powerpc32/power7/memcpy.S
View File

@ -365,7 +365,7 @@ L(copy_GE_32_unaligned):
addi 3,3,8
0:
clrlwi 10,12,28 /* Check alignment of SRC. */
srdi 9,31,4 /* Number of full quadwords remaining. */
srwi 9,31,4 /* Number of full quadwords remaining. */
/* The proper alignment is present, it is OK to copy the bytes now. */
L(copy_GE_32_unaligned_cont):
@ -375,7 +375,7 @@ L(copy_GE_32_unaligned_cont):
li 6,16 /* Index for 16-bytes offsets. */
li 7,32 /* Index for 32-bytes offsets. */
cmplwi cr1,11,0
srdi 8,31,5 /* Setup the loop counter. */
srwi 8,31,5 /* Setup the loop counter. */
mr 10,3
mr 11,12
mtcrf 0x01,9