AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2025-01-11 03:40:06 +00:00
Code Issues Packages Projects Releases Wiki Activity

Treat model numbers 0x4a/0x4d as Silvermont

Browse Source 
* sysdeps/x86_64/multiarch/init-arch.c (__init_cpu_features):
	Treat model numbers 0x4a/0x4d as Intel Silvermont architecture.
This commit is contained in:
H.J. Lu 2015-01-23 17:27:09 -08:00
parent e0da28a1b2
commit ede0236c86
2 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
ChangeLog
View File

@ -1,3 +1,8 @@
2015-01-23 H.J. Lu <hongjiu.lu@intel.com>
* sysdeps/x86_64/multiarch/init-arch.c (__init_cpu_features):
Treat model numbers 0x4a/0x4d as Intel Silvermont architecture.
2015-01-23 H.J. Lu <hongjiu.lu@intel.com>
[BZ #17870]

2
sysdeps/x86_64/multiarch/init-arch.c
View File

@ -79,6 +79,8 @@ __init_cpu_features (void)
break;
case 0x37:
case 0x4a:
case 0x4d:
/* Unaligned load versions are faster than SSSE3
on Silvermont. */
#if index_Fast_Unaligned_Load != index_Prefer_PMINUB_for_stringop