AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-08 22:30:07 +00:00
Code Issues Packages Projects Releases Wiki Activity

2009-01-27 Min Zhang <mzhang@mvista.com>

Browse Source 
* sysdeps/arm/memset.S (memset): Use stm instead of two
	str instructions.
This commit is contained in:
Daniel Jacobowitz 2009-01-27 17:10:08 +00:00
parent 856cb7775f
commit f2c9d88207
2 changed files with 10 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
ChangeLog.arm
View File

@ -1,3 +1,8 @@
2009-01-27 Min Zhang <mzhang@mvista.com>
* sysdeps/arm/memset.S (memset): Use stm instead of two
str instructions.
2009-01-27 Kirill A. Shutemov <kirill@shutemov.name>
* sysdeps/arm/elf/start.S (_start): Use position-independent code

13
sysdeps/arm/memset.S
View File

@ -35,20 +35,17 @@ ENTRY(memset)
and r1, r1, #255 @ clear any sign bits
orr r1, r1, r1, lsl $8
orr r1, r1, r1, lsl $16
mov ip, r1
1:
subs r2, r2, #8
strcs r1, [r3], #4 @ store up to 32 bytes per loop iteration
strcs r1, [r3], #4
stmcsia r3!, {r1, ip} @ store up to 32 bytes per loop iteration
subcss r2, r2, #8
strcs r1, [r3], #4
strcs r1, [r3], #4
stmcsia r3!, {r1, ip}
subcss r2, r2, #8
strcs r1, [r3], #4
strcs r1, [r3], #4
stmcsia r3!, {r1, ip}
subcss r2, r2, #8
strcs r1, [r3], #4
strcs r1, [r3], #4
stmcsia r3!, {r1, ip}
bcs 1b
and r2, r2, #7