AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-12-23 03:10:05 +00:00
Code Issues Packages Projects Releases Wiki Activity

x86-64: Align L(SP_RANGE)/L(SP_INF_0) to 8 bytes [BZ #21955]

Browse Source 
sysdeps/x86_64/fpu/e_expf.S has

        lea     L(SP_RANGE)(%rip), %rdx /* load over/underflow bound */
        cmpl    (%rdx,%rax,4), %ecx     /* |x|<under/overflow bound ? */
...
        /* Here if |x| is Inf */
        lea     L(SP_INF_0)(%rip), %rdx /* depending on sign of x: */
        movss   (%rdx,%rax,4), %xmm0    /* return zero or Inf */
        ret
...
         .section .rodata.cst8,"aM",@progbits,8
...
        .p2align 2
L(SP_RANGE): /* single precision overflow/underflow bounds */
        .long   0x42b17217      /* if x>this bound, then result overflows */
        .long   0x42cff1b4      /* if x<this bound, then result underflows */
        .type L(SP_RANGE), @object
        ASM_SIZE_DIRECTIVE(L(SP_RANGE))

        .p2align 2
L(SP_INF_0):
        .long   0x7f800000      /* single precision Inf */
        .long   0               /* single precision zero */
        .type L(SP_INF_0), @object
        ASM_SIZE_DIRECTIVE(L(SP_INF_0))

Since L(SP_RANGE) and L(SP_INF_0) are in .rodata.cst8 section, they must
be aligned to 8 bytes.

	[BZ #21955]
	* sysdeps/x86_64/fpu/e_expf.S (L(SP_RANGE)): Aligned to 8 bytes.
	(L(SP_INF_0)): Likewise.
This commit is contained in:
H.J. Lu 2017-08-15 14:04:59 -07:00
parent 6b11a6ad71
commit f59f7adb4a
2 changed files with 8 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
ChangeLog
View File

@ -1,3 +1,9 @@
2017-08-15 H.J. Lu <hongjiu.lu@intel.com>
[BZ #21955]
* sysdeps/x86_64/fpu/e_expf.S (L(SP_RANGE)): Aligned to 8 bytes.
(L(SP_INF_0)): Likewise.
2017-08-15 Florian Weimer <fweimer@redhat.com> 2017-08-15 Florian Weimer <fweimer@redhat.com>
* gmon/Makefile (tests-special): Add tst-gmon-prof only if * gmon/Makefile (tests-special): Add tst-gmon-prof only if

4
sysdeps/x86_64/fpu/e_expf.S
View File

@ -297,14 +297,14 @@ L(DP_P0): /* double precision polynomial coefficient P0 */
.type L(DP_P0), @object .type L(DP_P0), @object
ASM_SIZE_DIRECTIVE(L(DP_P0)) ASM_SIZE_DIRECTIVE(L(DP_P0))
.p2align 2 .p2align 3
L(SP_RANGE): /* single precision overflow/underflow bounds */ L(SP_RANGE): /* single precision overflow/underflow bounds */
.long 0x42b17217 /* if x>this bound, then result overflows */ .long 0x42b17217 /* if x>this bound, then result overflows */
.long 0x42cff1b4 /* if x<this bound, then result underflows */ .long 0x42cff1b4 /* if x<this bound, then result underflows */
.type L(SP_RANGE), @object .type L(SP_RANGE), @object
ASM_SIZE_DIRECTIVE(L(SP_RANGE)) ASM_SIZE_DIRECTIVE(L(SP_RANGE))
.p2align 2 .p2align 3
L(SP_INF_0): L(SP_INF_0):
.long 0x7f800000 /* single precision Inf */ .long 0x7f800000 /* single precision Inf */
.long 0 /* single precision zero */ .long 0 /* single precision zero */