Ulrich Drepper
bba33c289b
One more typo in AVX test
2011-07-23 15:18:13 -04:00
Ulrich Drepper
2ee5518515
Merge branch 'master' of ssh://sourceware.org/git/glibc
...
Conflicts:
ChangeLog
2011-07-23 00:04:15 -04:00
Ulrich Drepper
1aae088a8a
One more change to XSAVE patch
2011-07-22 23:33:22 -04:00
Andreas Schwab
1d002f2539
Fix AVX check
2011-07-22 14:33:47 -04:00
Ulrich Drepper
21137f89c5
Fix overflow bug is optimized strncat for x86-64
2011-07-21 12:32:36 -04:00
Ulrich Drepper
5644ef5461
Fix check for AVX enablement
...
The AVX bit is set if the CPU supports AVX. But this doesn't mean the
kernel does. Add checks according to Intel's documentation.
2011-07-20 21:21:03 -04:00
Ulrich Drepper
6986b98a18
Force :a_x86_64_ymm to be 16-byte aligned
2011-07-20 14:20:00 -04:00
Ulrich Drepper
8002999481
Fix whitespaces
2011-07-19 17:27:09 -04:00
Liubov Dmitrieva
99710781cc
Improve 64 bit strcat functions with SSE2/SSSE3
2011-07-19 17:11:54 -04:00
Ulrich Drepper
ecaddd6699
Rebuild configure scripts
2011-07-06 21:29:02 -04:00
H.J. Lu
8912479f9e
Improved st{r,p}{,n}cpy for SSE2 and SSSE3 on x86-64
2011-06-24 15:14:22 -04:00
H.J. Lu
0b1cbaaef5
Optimized st{r,p}{,n}cpy for SSE2/SSSE3 on x86-32
2011-06-24 14:15:32 -04:00
David S. Miller
42675c6ff0
Add an elf_ifunc_invoke interface so that architectures can implement
...
the ifunc resolver calls however they wish.
2011-06-20 19:56:40 -07:00
H.J. Lu
3d29045b5e
Assume Intel Core i3/i5/i7 processor if AVX is available
2011-06-03 07:01:25 -04:00
H.J. Lu
8db736347c
Fix typo in x86-64 powl
2011-05-18 19:50:48 -04:00
Mike Frysinger
4c559bcdf3
Fix static linking with checking x86/x86-64 memcpy.
2011-04-17 22:20:47 -04:00
Ulrich Drepper
e6c6149412
Fix memory leak in TLS of loaded objects.
2011-04-10 22:43:01 -04:00
Ulrich Drepper
dedc7c7b05
Fix typo in cache information table for x86-{32,64}.
2011-04-03 09:32:31 -04:00
H.J. Lu
0354e35501
Work around old buggy program which cannot cope with memcpy semantics.
2011-04-01 19:38:21 -04:00
Ulrich Drepper
bb2420590c
Last change caused infinite loops because of missing loop increment.
2011-03-22 01:52:43 -04:00
H.J. Lu
c97a1282a4
Handle page boundaries in x86 SSE4.2 strncmp.
2011-03-21 05:35:38 -04:00
Ulrich Drepper
2a11560107
Implement x86 cpuid handling of leaf4 for cache information.
2011-03-20 08:14:30 -04:00
Harsha Jagasia
7e4ba49cd3
Enable SSE2 memset for AMD'supcoming Orochi processor.
...
This patch enables SSE2 memset for AMD's upcoming Orochi processor.
This patch also fixes the following bug:
For misaligned blocks larger than > 144 Bytes, memset branches into
the integer code path depending on the value of misalignment even if
the startup code chooses the SSE2 code path upfront, when multiarch
is enabled.
2011-03-04 23:30:08 -05:00
Ulrich Drepper
baa6c69a57
Work around empty line at end file generated by autoconf.
2011-02-17 01:26:07 -05:00
Ulrich Drepper
e943389325
Remove use of ranlib.
2011-02-15 14:52:29 -05:00
Roland McGrath
a0bf67cca2
Fix some warning nits.
2011-02-04 10:53:51 -08:00
Ulrich Drepper
f257bbd77d
Clean up some bits/select.h headers.
2011-01-09 16:49:17 -05:00
Ryan S. Arnold
30950a5fd2
Make PowerPC64 default to nonexecutable stack
2010-12-19 22:49:01 -05:00
H.J. Lu
13b695749a
Support Intel processor model 6 and model 0x2.
2010-11-12 03:48:52 -05:00
H.J. Lu
8ca52c6e3b
Fix one exit path in x86-64 SSE4.2 str{,n}casecmp.
2010-11-10 03:05:37 -05:00
Ulrich Drepper
69da074d7a
Fix warnings in __bswap_16.
2010-11-10 02:38:35 -05:00
H.J. Lu
ff02d5280b
Use IFUNC on x86-64 memset
2010-11-08 03:41:34 -05:00
Ulrich Drepper
c0dde15b5d
32bit memset-sse2.S fails with uneven cache size
...
32bit memset-sse2.S assumes cache size is multiple of 128 bytes. If
it isn't true, memset-sse2.S will fail. For example, a processor can
have 24576 KB L3 cache and 20 cores. That is 2516582 byte per core. Half
of it is 1258291, which isn't helpful for vector instructions. This
patch rounds cache sizes to multiple of 256 bytes and adds "raw" cache
sizes.
2010-11-05 07:57:46 -04:00
Richard Li
dbf3a06904
Fix x86-64 strchr propagation of search byte into all bytes of SSE register
2010-10-25 14:13:17 -04:00
Ulrich Drepper
18edac4857
Provide FP_FAST_FMA{,F,L} definitions for x86/x86-64.
2010-10-19 12:56:42 -04:00
Jakub Jelinek
5e908464b9
Implement accurate fma.
2010-10-13 22:27:03 -04:00
Jakub Jelinek
9ff8d36f27
Correct implementation of fmaf.
2010-10-11 09:27:05 -04:00
Ulrich Drepper
45db99c7d0
Fix handling of tail bytes of buffer in SSE2/SSSE3 x86-64 version strn{,case}cmp
2010-10-03 22:10:30 -04:00
Ulrich Drepper
015a4c6193
Re-enable all strncasecmp versions.
2010-09-20 20:18:00 -07:00
Ulrich Drepper
8ffcee4a04
Fix limit detection in x86-64 SSE2 strncasecmp.
2010-09-20 14:02:23 -07:00
Ulrich Drepper
0959ffc97b
Update x86-64 mpn routines from GMP 5.0.1.
2010-09-02 23:36:25 -07:00
Ulrich Drepper
01d2601561
Fix typo in last commit.
2010-08-26 22:35:42 -07:00
Ulrich Drepper
9ea3de11f1
Move slow Atom code to separate section.
2010-08-26 22:17:03 -07:00
Ulrich Drepper
107b2fa56c
Shorten x86-64 strlen a bit.
2010-08-26 22:12:16 -07:00
H.J. Lu
623aac7f84
Unroll x86-64 strlen
2010-08-26 22:09:34 -07:00
H.J. Lu
b416a90085
Missing comma in last commit.
2010-08-26 13:18:46 -07:00
Roland McGrath
8b2b771538
Clean up warnings in new x86_64/multiarch code.
2010-08-25 12:13:08 -07:00
H.J. Lu
e73015f2d6
Unroll 32bit SSE strlen and handle slow bsf
2010-08-25 10:07:37 -07:00
Ulrich Drepper
1cdfe7242f
Add missing copyright year updated and pretty printing.
2010-08-24 11:42:19 -07:00
Richard Henderson
73f27d5e72
Clean up SSE variable shifts
2010-08-24 11:35:01 -07:00
