mirror of
https://sourceware.org/git/glibc.git
synced 2024-11-21 12:30:06 +00:00
97aa7b7346
"ADDI sp, sp, 24" and "ADDI sp, sp, SZFCSREG" (SZFCSREG = 4) are misaligning the stack: the ABI mandates a 16-byte alignment. Fix it by changing the first one to "ADDI sp, sp, 32", and reuse the spare 4th slot for saving fcsr. Reported-by: Jinyang He <hejinyang@loongson.cn> Signed-off-by: Xi Ruoyao <xry111@xry111.site> |
||
---|---|---|
.. | ||
asm.h | ||
ifunc.h | ||
regdef.h |