mirror of
https://sourceware.org/git/glibc.git
synced 2024-11-26 23:10:06 +00:00
10f79d3670
The AVX2 str(n)casecmp implementations use the 'bzhi' instruction, which
belongs to the BMI2 CPU feature.
NB: It also uses the 'tzcnt' BMI1 instruction, but it is executed as BSF
as BSF if the CPU doesn't support TZCNT, and produces the same result
for non-zero input.
Partially fixes: b77b06e0e2 ("x86: Optimize strcmp-avx2.S")
Partially resolves: BZ #29611
Reviewed-by: Noah Goldstein <goldstein.w.n@gmail.com>
61 lines
2.2 KiB
C
61 lines
2.2 KiB
C
/* Common definition for strcasecmp famly ifunc selections.
|
|
All versions must be listed in ifunc-impl-list.c.
|
|
Copyright (C) 2017-2022 Free Software Foundation, Inc.
|
|
This file is part of the GNU C Library.
|
|
|
|
The GNU C Library is free software; you can redistribute it and/or
|
|
modify it under the terms of the GNU Lesser General Public
|
|
License as published by the Free Software Foundation; either
|
|
version 2.1 of the License, or (at your option) any later version.
|
|
|
|
The GNU C Library is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
Lesser General Public License for more details.
|
|
|
|
You should have received a copy of the GNU Lesser General Public
|
|
License along with the GNU C Library; if not, see
|
|
<https://www.gnu.org/licenses/>. */
|
|
|
|
#include <init-arch.h>
|
|
|
|
extern __typeof (REDIRECT_NAME) OPTIMIZE (evex) attribute_hidden;
|
|
|
|
extern __typeof (REDIRECT_NAME) OPTIMIZE (avx2) attribute_hidden;
|
|
extern __typeof (REDIRECT_NAME) OPTIMIZE (avx2_rtm) attribute_hidden;
|
|
|
|
extern __typeof (REDIRECT_NAME) OPTIMIZE (sse42) attribute_hidden;
|
|
|
|
extern __typeof (REDIRECT_NAME) OPTIMIZE (sse2) attribute_hidden;
|
|
|
|
static inline void *
|
|
IFUNC_SELECTOR (void)
|
|
{
|
|
const struct cpu_features *cpu_features = __get_cpu_features ();
|
|
|
|
if (X86_ISA_CPU_FEATURE_USABLE_P (cpu_features, AVX2)
|
|
&& X86_ISA_CPU_FEATURE_USABLE_P (cpu_features, BMI2)
|
|
&& X86_ISA_CPU_FEATURES_ARCH_P (cpu_features,
|
|
AVX_Fast_Unaligned_Load, ))
|
|
{
|
|
if (X86_ISA_CPU_FEATURE_USABLE_P (cpu_features, AVX512VL)
|
|
&& X86_ISA_CPU_FEATURE_USABLE_P (cpu_features, AVX512BW))
|
|
return OPTIMIZE (evex);
|
|
|
|
if (CPU_FEATURE_USABLE_P (cpu_features, RTM))
|
|
return OPTIMIZE (avx2_rtm);
|
|
|
|
if (X86_ISA_CPU_FEATURES_ARCH_P (cpu_features,
|
|
Prefer_No_VZEROUPPER, !))
|
|
return OPTIMIZE (avx2);
|
|
}
|
|
|
|
if (X86_ISA_CPU_FEATURE_USABLE_P (cpu_features, SSE4_2)
|
|
/* Keep this as a runtime check as its not guaranteed at ISA
|
|
level 2. */
|
|
&& !CPU_FEATURES_ARCH_P (cpu_features, Slow_SSE4_2))
|
|
return OPTIMIZE (sse42);
|
|
|
|
return OPTIMIZE (sse2);
|
|
}
|