mirror of
https://sourceware.org/git/glibc.git
synced 2024-11-26 23:10:06 +00:00
9c8addbc1c
When building for sparc32/sparcv9 or sparc64, we assume that VIS instructions are available and use them in the sparc specific assembly code. However we do not tell GCC to use such instructions, resulting in slightly suboptimal code. Fix that by passing -Wa,-Av9a -mvis to GCC. Changelog: * sysdeps/sparc/sparc32/sparcv9/Makefile (sysdep-CFLAGS): Add -mvis. * sysdeps/sparc/sparc64/Makefile (sysdep-CFLAGS): New. Define to -Wa,-Av9a -mvis.
25 lines
512 B
Makefile
25 lines
512 B
Makefile
sysdep-CFLAGS += -mcpu=ultrasparc -Wa,-Av9a -mvis
|
|
|
|
ifeq ($(have-as-vis3),yes)
|
|
ASFLAGS-.o += -Wa,-Av9d
|
|
ASFLAGS-.os += -Wa,-Av9d
|
|
ASFLAGS-.op += -Wa,-Av9d
|
|
ASFLAGS-.og += -Wa,-Av9d
|
|
ASFLAGS-.oS += -Wa,-Av9d
|
|
else
|
|
ASFLAGS-.o += -Wa,-Av9a
|
|
ASFLAGS-.os += -Wa,-Av9a
|
|
ASFLAGS-.op += -Wa,-Av9a
|
|
ASFLAGS-.og += -Wa,-Av9a
|
|
ASFLAGS-.oS += -Wa,-Av9a
|
|
endif
|
|
|
|
# nscd uses atomic_spin_nop which in turn requires cpu_relax
|
|
ifeq ($(subdir),nscd)
|
|
routines += cpu_relax
|
|
endif
|
|
|
|
ifeq ($(subdir), nptl)
|
|
libpthread-routines += cpu_relax
|
|
endif
|