mirror of
https://sourceware.org/git/glibc.git
synced 2024-12-02 17:50:20 +00:00
559 lines
13 KiB
C
559 lines
13 KiB
C
/* Copyright (C) 1992, 1996, 1997, 1998 Free Software Foundation, Inc.
|
|
This file is part of the GNU C Library.
|
|
Contributed by David Mosberger.
|
|
|
|
The GNU C Library is free software; you can redistribute it and/or
|
|
modify it under the terms of the GNU Library General Public License as
|
|
published by the Free Software Foundation; either version 2 of the
|
|
License, or (at your option) any later version.
|
|
|
|
The GNU C Library is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
Library General Public License for more details.
|
|
|
|
You should have received a copy of the GNU Library General Public
|
|
License along with the GNU C Library; see the file COPYING.LIB. If not,
|
|
write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
|
|
Boston, MA 02111-1307, USA. */
|
|
|
|
/* I/O access is restricted to ISA port space (ports 0..65535).
|
|
Modern devices hopefully are sane enough not to put any performance
|
|
critical registers in i/o space.
|
|
|
|
On the first call to ioperm() or _sethae(), the entire (E)ISA port
|
|
space is mapped into the virtual address space at address io.base.
|
|
mprotect() calls are then used to enable/disable access to ports. Per
|
|
page, there are PAGE_SIZE>>IO_SHIFT I/O ports (e.g., 256 ports on a
|
|
Low Cost Alpha based system using 8KB pages).
|
|
|
|
Keep in mind that this code should be able to run in a 32bit address
|
|
space. It is therefore unreasonable to expect mmap'ing the entire
|
|
sparse address space would work (e.g., the Low Cost Alpha chip has an
|
|
I/O address space that's 512MB large!). */
|
|
|
|
#include <errno.h>
|
|
#include <fcntl.h>
|
|
#include <stdio.h>
|
|
#include <ctype.h>
|
|
#include <stdlib.h>
|
|
#include <string.h>
|
|
#include <unistd.h>
|
|
|
|
#include <sys/types.h>
|
|
#include <sys/mman.h>
|
|
|
|
#include <asm/page.h>
|
|
#include <asm/system.h>
|
|
|
|
#define PATH_ALPHA_SYSTYPE "/etc/alpha_systype"
|
|
#define PATH_CPUINFO "/proc/cpuinfo"
|
|
|
|
#define MAX_PORT 0x10000
|
|
#define vuip volatile unsigned int *
|
|
|
|
#define JENSEN_IO_BASE (0xfffffc0300000000UL)
|
|
#define JENSEN_SPARSE_MEM (0xfffffc0200000000UL)
|
|
|
|
/* With respect to the I/O architecture, APECS and LCA are identical,
|
|
so the following defines apply to LCA as well. */
|
|
#define APECS_IO_BASE (0xfffffc01c0000000UL)
|
|
#define APECS_SPARSE_MEM (0xfffffc0200000000UL)
|
|
#define APECS_DENSE_MEM (0xfffffc0300000000UL)
|
|
|
|
/* The same holds for CIA and PYXIS. */
|
|
#define CIA_IO_BASE (0xfffffc8580000000UL)
|
|
#define CIA_SPARSE_MEM (0xfffffc8000000000UL)
|
|
#define CIA_DENSE_MEM (0xfffffc8600000000UL)
|
|
|
|
#define T2_IO_BASE (0xfffffc03a0000000UL)
|
|
#define T2_SPARSE_MEM (0xfffffc0200000000UL)
|
|
#define T2_DENSE_MEM (0xfffffc03c0000000UL)
|
|
|
|
typedef enum {
|
|
IOSYS_UNKNOWN, IOSYS_JENSEN, IOSYS_APECS, IOSYS_CIA, IOSYS_T2
|
|
} iosys_t;
|
|
|
|
struct ioswtch {
|
|
void (*sethae)(unsigned long int addr);
|
|
void (*outb)(unsigned char b, unsigned long int port);
|
|
void (*outw)(unsigned short b, unsigned long int port);
|
|
void (*outl)(unsigned int b, unsigned long int port);
|
|
unsigned int (*inb)(unsigned long int port);
|
|
unsigned int (*inw)(unsigned long int port);
|
|
unsigned int (*inl)(unsigned long int port);
|
|
};
|
|
|
|
static struct platform {
|
|
const char *name;
|
|
int io_sys;
|
|
iosys_t hae_shift;
|
|
unsigned long int bus_memory_base;
|
|
unsigned long int sparse_bus_memory_base;
|
|
} platform[] = {
|
|
{"Alcor", IOSYS_CIA, 5, CIA_DENSE_MEM, CIA_SPARSE_MEM},
|
|
{"Avanti", IOSYS_APECS, 5, APECS_DENSE_MEM, APECS_SPARSE_MEM},
|
|
{"Cabriolet", IOSYS_APECS, 5, APECS_DENSE_MEM, APECS_SPARSE_MEM},
|
|
{"EB164", IOSYS_CIA, 5, CIA_DENSE_MEM, CIA_SPARSE_MEM},
|
|
{"EB64+", IOSYS_APECS, 5, APECS_DENSE_MEM, APECS_SPARSE_MEM},
|
|
{"EB66", IOSYS_APECS, 5, APECS_DENSE_MEM, APECS_SPARSE_MEM},
|
|
{"EB66P", IOSYS_APECS, 5, APECS_DENSE_MEM, APECS_SPARSE_MEM},
|
|
{"Jensen", IOSYS_JENSEN, 7, 0, JENSEN_SPARSE_MEM},
|
|
{"Mikasa", IOSYS_APECS, 5, APECS_DENSE_MEM, APECS_SPARSE_MEM},
|
|
{"Mustang", IOSYS_APECS, 5, APECS_DENSE_MEM, APECS_SPARSE_MEM},
|
|
{"Noname", IOSYS_APECS, 5, APECS_DENSE_MEM, APECS_SPARSE_MEM},
|
|
{"Sable", IOSYS_T2, 5, T2_DENSE_MEM, T2_SPARSE_MEM},
|
|
{"Miata", IOSYS_CIA, 5, CIA_DENSE_MEM, CIA_SPARSE_MEM},
|
|
{"Ruffian", IOSYS_CIA, 5, CIA_DENSE_MEM, CIA_SPARSE_MEM},
|
|
};
|
|
|
|
|
|
static struct {
|
|
struct hae {
|
|
unsigned long int cache;
|
|
unsigned long int * reg;
|
|
} hae;
|
|
unsigned long int base;
|
|
struct ioswtch * swp;
|
|
unsigned long int bus_memory_base;
|
|
unsigned long int sparse_bus_memory_base;
|
|
unsigned long int io_base;
|
|
iosys_t sys;
|
|
int hae_shift;
|
|
} io;
|
|
|
|
extern void __sethae (unsigned long int); /* we can't use asm/io.h */
|
|
|
|
|
|
static inline unsigned long int
|
|
port_to_cpu_addr (unsigned long int port, iosys_t iosys, int size)
|
|
{
|
|
if (iosys == IOSYS_JENSEN)
|
|
return (port << 7) + ((size - 1) << 5) + io.base;
|
|
else
|
|
return (port << 5) + ((size - 1) << 3) + io.base;
|
|
}
|
|
|
|
|
|
static inline void
|
|
inline_sethae (unsigned long int addr, iosys_t iosys)
|
|
{
|
|
if (iosys == IOSYS_JENSEN)
|
|
{
|
|
/* hae on the Jensen is bits 31:25 shifted right */
|
|
addr >>= 25;
|
|
if (addr != io.hae.cache)
|
|
{
|
|
__sethae (addr);
|
|
io.hae.cache = addr;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
unsigned long int msb;
|
|
|
|
/* no need to set hae if msb is 0: */
|
|
msb = addr & 0xf8000000;
|
|
if (msb && msb != io.hae.cache)
|
|
{
|
|
__sethae (msb);
|
|
io.hae.cache = msb;
|
|
}
|
|
}
|
|
}
|
|
|
|
|
|
static inline void
|
|
inline_outb (unsigned char b, unsigned long int port, iosys_t iosys)
|
|
{
|
|
unsigned int w;
|
|
unsigned long int addr = port_to_cpu_addr (port, iosys, 1);
|
|
|
|
inline_sethae (0, iosys);
|
|
asm ("insbl %2,%1,%0" : "r=" (w) : "ri" (port & 0x3), "r" (b));
|
|
*(vuip)addr = w;
|
|
mb ();
|
|
}
|
|
|
|
|
|
static inline void
|
|
inline_outw (unsigned short int b, unsigned long int port, iosys_t iosys)
|
|
{
|
|
unsigned int w;
|
|
unsigned long int addr = port_to_cpu_addr (port, iosys, 2);
|
|
|
|
inline_sethae (0, iosys);
|
|
asm ("inswl %2,%1,%0" : "r=" (w) : "ri" (port & 0x3), "r" (b));
|
|
*(vuip)addr = w;
|
|
mb ();
|
|
}
|
|
|
|
|
|
static inline void
|
|
inline_outl (unsigned int b, unsigned long int port, iosys_t iosys)
|
|
{
|
|
unsigned long int addr = port_to_cpu_addr (port, iosys, 4);
|
|
|
|
if (port >= MAX_PORT)
|
|
return;
|
|
|
|
inline_sethae (0, iosys);
|
|
*(vuip)addr = b;
|
|
mb ();
|
|
}
|
|
|
|
|
|
static inline unsigned int
|
|
inline_inb (unsigned long int port, iosys_t iosys)
|
|
{
|
|
unsigned long int result, addr = port_to_cpu_addr (port, iosys, 1);
|
|
|
|
inline_sethae (0, iosys);
|
|
result = *(vuip) addr;
|
|
result >>= (port & 3) * 8;
|
|
return 0xffUL & result;
|
|
}
|
|
|
|
|
|
static inline unsigned int
|
|
inline_inw (unsigned long int port, iosys_t iosys)
|
|
{
|
|
unsigned long int result, addr = port_to_cpu_addr (port, iosys, 2);
|
|
|
|
inline_sethae (0, iosys);
|
|
result = *(vuip) addr;
|
|
result >>= (port & 3) * 8;
|
|
return 0xffffUL & result;
|
|
}
|
|
|
|
|
|
static inline unsigned int
|
|
inline_inl (unsigned long int port, iosys_t iosys)
|
|
{
|
|
unsigned long int addr = port_to_cpu_addr (port, iosys, 4);
|
|
|
|
inline_sethae (0, iosys);
|
|
return *(vuip) addr;
|
|
}
|
|
|
|
|
|
#define DCL_SETHAE(name, iosys) \
|
|
static void \
|
|
name##_sethae (unsigned long int addr) \
|
|
{ \
|
|
inline_sethae (addr, IOSYS_##iosys); \
|
|
}
|
|
|
|
#define DCL_OUT(name, func, type, iosys) \
|
|
static void \
|
|
name##_##func (unsigned type b, unsigned long int addr) \
|
|
{ \
|
|
inline_##func (b, addr, IOSYS_##iosys); \
|
|
}
|
|
|
|
|
|
#define DCL_IN(name, func, iosys) \
|
|
static unsigned int \
|
|
name##_##func (unsigned long int addr) \
|
|
{ \
|
|
return inline_##func (addr, IOSYS_##iosys); \
|
|
}
|
|
|
|
|
|
DCL_SETHAE(jensen, JENSEN)
|
|
DCL_OUT(jensen, outb, char, JENSEN)
|
|
DCL_OUT(jensen, outw, short int, JENSEN)
|
|
DCL_OUT(jensen, outl, int, JENSEN)
|
|
DCL_IN(jensen, inb, JENSEN)
|
|
DCL_IN(jensen, inw, JENSEN)
|
|
DCL_IN(jensen, inl, JENSEN)
|
|
|
|
/* The APECS functions are also used for CIA since they are
|
|
identical. */
|
|
|
|
DCL_SETHAE(apecs, APECS)
|
|
DCL_OUT(apecs, outb, char, APECS)
|
|
DCL_OUT(apecs, outw, short int, APECS)
|
|
DCL_OUT(apecs, outl, int, APECS)
|
|
DCL_IN(apecs, inb, APECS)
|
|
DCL_IN(apecs, inw, APECS)
|
|
DCL_IN(apecs, inl, APECS)
|
|
|
|
struct ioswtch ioswtch[] = {
|
|
{
|
|
jensen_sethae,
|
|
jensen_outb, jensen_outw, jensen_outl,
|
|
jensen_inb, jensen_inw, jensen_inl
|
|
},
|
|
{
|
|
apecs_sethae,
|
|
apecs_outb, apecs_outw, apecs_outl,
|
|
apecs_inb, apecs_inw, apecs_inl
|
|
}
|
|
};
|
|
|
|
|
|
/*
|
|
* Initialize I/O system. To determine what I/O system we're dealing
|
|
* with, we first try to read the value of symlink PATH_ALPHA_SYSTYPE,
|
|
* if that fails, we lookup the "system type" field in /proc/cpuinfo.
|
|
* If that fails as well, we give up.
|
|
*
|
|
* If the value received from PATH_ALPHA_SYSTYPE begins with a number,
|
|
* assume this is a previously unsupported system and the values encode,
|
|
* in order, "<io_base>,<hae_shift>,<dense_base>,<sparse_base>".
|
|
*/
|
|
static int
|
|
init_iosys (void)
|
|
{
|
|
char systype[256];
|
|
int i, n;
|
|
|
|
n = readlink (PATH_ALPHA_SYSTYPE, systype, sizeof (systype) - 1);
|
|
if (n > 0)
|
|
{
|
|
systype[n] = '\0';
|
|
if (isdigit (systype[0]))
|
|
{
|
|
if (sscanf (systype, "%li,%i,%li,%li", &io.io_base, &io.hae_shift,
|
|
&io.bus_memory_base, &io.sparse_bus_memory_base) == 4)
|
|
{
|
|
io.sys = IOSYS_UNKNOWN;
|
|
io.swp = &ioswtch[1];
|
|
return 0;
|
|
}
|
|
/* else we're likely going to fail with the system match below */
|
|
}
|
|
}
|
|
else
|
|
{
|
|
FILE * fp;
|
|
|
|
fp = fopen (PATH_CPUINFO, "r");
|
|
if (!fp)
|
|
return -1;
|
|
while ((n = fscanf (fp, "system type : %256[^\n]\n", systype))
|
|
!= EOF)
|
|
{
|
|
if (n == 1)
|
|
break;
|
|
else
|
|
fgets (systype, 256, fp);
|
|
}
|
|
fclose (fp);
|
|
|
|
if (n == EOF)
|
|
{
|
|
/* this can happen if the format of /proc/cpuinfo changes... */
|
|
fprintf (stderr,
|
|
"ioperm.init_iosys(): Unable to determine system type.\n"
|
|
"\t(May need " PATH_ALPHA_SYSTYPE " symlink?)\n");
|
|
__set_errno (ENODEV);
|
|
return -1;
|
|
}
|
|
}
|
|
|
|
/* translate systype name into i/o system: */
|
|
for (i = 0; i < sizeof (platform) / sizeof (platform[0]); ++i)
|
|
{
|
|
if (strcmp (platform[i].name, systype) == 0)
|
|
{
|
|
io.hae_shift = platform[i].hae_shift;
|
|
io.bus_memory_base = platform[i].bus_memory_base;
|
|
io.sparse_bus_memory_base = platform[i].sparse_bus_memory_base;
|
|
io.sys = platform[i].io_sys;
|
|
if (io.sys == IOSYS_JENSEN)
|
|
io.swp = &ioswtch[0];
|
|
else
|
|
io.swp = &ioswtch[1];
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
/* systype is not a know platform name... */
|
|
__set_errno (EINVAL);
|
|
return -1;
|
|
}
|
|
|
|
|
|
int
|
|
_ioperm (unsigned long int from, unsigned long int num, int turn_on)
|
|
{
|
|
unsigned long int addr, len;
|
|
int prot;
|
|
|
|
if (!io.swp && init_iosys () < 0)
|
|
return -1;
|
|
|
|
/* this test isn't as silly as it may look like; consider overflows! */
|
|
if (from >= MAX_PORT || from + num > MAX_PORT)
|
|
{
|
|
__set_errno (EINVAL);
|
|
return -1;
|
|
}
|
|
|
|
if (turn_on)
|
|
{
|
|
if (!io.base)
|
|
{
|
|
unsigned long int base;
|
|
int fd;
|
|
|
|
io.hae.reg = 0; /* not used in user-level */
|
|
io.hae.cache = 0;
|
|
__sethae (io.hae.cache); /* synchronize with hw */
|
|
|
|
fd = open ("/dev/mem", O_RDWR);
|
|
if (fd < 0)
|
|
return fd;
|
|
|
|
switch (io.sys)
|
|
{
|
|
case IOSYS_UNKNOWN: base = io.io_base; break;
|
|
case IOSYS_JENSEN: base = JENSEN_IO_BASE; break;
|
|
case IOSYS_APECS: base = APECS_IO_BASE; break;
|
|
case IOSYS_CIA: base = CIA_IO_BASE; break;
|
|
default:
|
|
__set_errno (ENODEV);
|
|
return -1;
|
|
}
|
|
addr = port_to_cpu_addr (0, io.sys, 1);
|
|
len = port_to_cpu_addr (MAX_PORT, io.sys, 1) - addr;
|
|
io.base =
|
|
(unsigned long int) __mmap (0, len, PROT_NONE, MAP_SHARED,
|
|
fd, base);
|
|
close (fd);
|
|
if ((long) io.base == -1)
|
|
return -1;
|
|
}
|
|
prot = PROT_READ | PROT_WRITE;
|
|
}
|
|
else
|
|
{
|
|
if (!io.base)
|
|
return 0; /* never was turned on... */
|
|
|
|
/* turnoff access to relevant pages: */
|
|
prot = PROT_NONE;
|
|
}
|
|
addr = port_to_cpu_addr (from, io.sys, 1);
|
|
addr &= PAGE_MASK;
|
|
len = port_to_cpu_addr (from + num, io.sys, 1) - addr;
|
|
return mprotect ((void *) addr, len, prot);
|
|
}
|
|
|
|
|
|
int
|
|
_iopl (unsigned int level)
|
|
{
|
|
if (level > 3)
|
|
{
|
|
__set_errno (EINVAL);
|
|
return -1;
|
|
}
|
|
if (level)
|
|
{
|
|
return _ioperm (0, MAX_PORT, 1);
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
|
|
void
|
|
_sethae (unsigned long int addr)
|
|
{
|
|
if (!io.swp && init_iosys () < 0)
|
|
return;
|
|
|
|
io.swp->sethae (addr);
|
|
}
|
|
|
|
|
|
void
|
|
_outb (unsigned char b, unsigned long int port)
|
|
{
|
|
if (port >= MAX_PORT)
|
|
return;
|
|
|
|
io.swp->outb (b, port);
|
|
}
|
|
|
|
|
|
void
|
|
_outw (unsigned short b, unsigned long int port)
|
|
{
|
|
if (port >= MAX_PORT)
|
|
return;
|
|
|
|
io.swp->outw (b, port);
|
|
}
|
|
|
|
|
|
void
|
|
_outl (unsigned int b, unsigned long int port)
|
|
{
|
|
if (port >= MAX_PORT)
|
|
return;
|
|
|
|
io.swp->outl (b, port);
|
|
}
|
|
|
|
|
|
unsigned int
|
|
_inb (unsigned long int port)
|
|
{
|
|
return io.swp->inb (port);
|
|
}
|
|
|
|
|
|
unsigned int
|
|
_inw (unsigned long int port)
|
|
{
|
|
return io.swp->inw (port);
|
|
}
|
|
|
|
|
|
unsigned int
|
|
_inl (unsigned long int port)
|
|
{
|
|
return io.swp->inl (port);
|
|
}
|
|
|
|
|
|
unsigned long int
|
|
_bus_base(void)
|
|
{
|
|
if (!io.swp && init_iosys () < 0)
|
|
return -1;
|
|
return io.bus_memory_base;
|
|
}
|
|
|
|
unsigned long int
|
|
_bus_base_sparse(void)
|
|
{
|
|
if (!io.swp && init_iosys () < 0)
|
|
return -1;
|
|
return io.sparse_bus_memory_base;
|
|
}
|
|
|
|
int
|
|
_hae_shift(void)
|
|
{
|
|
if (!io.swp && init_iosys () < 0)
|
|
return -1;
|
|
return io.hae_shift;
|
|
}
|
|
|
|
weak_alias (_sethae, sethae);
|
|
weak_alias (_ioperm, ioperm);
|
|
weak_alias (_iopl, iopl);
|
|
weak_alias (_inb, inb);
|
|
weak_alias (_inw, inw);
|
|
weak_alias (_inl, inl);
|
|
weak_alias (_outb, outb);
|
|
weak_alias (_outw, outw);
|
|
weak_alias (_outl, outl);
|
|
weak_alias (_bus_base, bus_base);
|
|
weak_alias (_bus_base_sparse, bus_base_sparse);
|
|
weak_alias (_hae_shift, hae_shift);
|