mirror of
https://sourceware.org/git/glibc.git
synced 2024-12-11 13:50:06 +00:00
5a82c74822
Also, change sources.redhat.com to sourceware.org.
This patch was automatically generated by running the following shell
script, which uses GNU sed, and which avoids modifying files imported
from upstream:
sed -ri '
s,(http|ftp)(://(.*\.)?(gnu|fsf|sourceware)\.org($|[^.]|\.[^a-z])),https\2,g
s,(http|ftp)(://(.*\.)?)sources\.redhat\.com($|[^.]|\.[^a-z]),https\2sourceware.org\4,g
' \
$(find $(git ls-files) -prune -type f \
! -name '*.po' \
! -name 'ChangeLog*' \
! -path COPYING ! -path COPYING.LIB \
! -path manual/fdl-1.3.texi ! -path manual/lgpl-2.1.texi \
! -path manual/texinfo.tex ! -path scripts/config.guess \
! -path scripts/config.sub ! -path scripts/install-sh \
! -path scripts/mkinstalldirs ! -path scripts/move-if-change \
! -path INSTALL ! -path locale/programs/charmap-kw.h \
! -path po/libc.pot ! -path sysdeps/gnu/errlist.c \
! '(' -name configure \
-execdir test -f configure.ac -o -f configure.in ';' ')' \
! '(' -name preconfigure \
-execdir test -f preconfigure.ac ';' ')' \
-print)
and then by running 'make dist-prepare' to regenerate files built
from the altered files, and then executing the following to cleanup:
chmod a+x sysdeps/unix/sysv/linux/riscv/configure
# Omit irrelevant whitespace and comment-only changes,
# perhaps from a slightly-different Autoconf version.
git checkout -f \
sysdeps/csky/configure \
sysdeps/hppa/configure \
sysdeps/riscv/configure \
sysdeps/unix/sysv/linux/csky/configure
# Omit changes that caused a pre-commit check to fail like this:
# remote: *** error: sysdeps/powerpc/powerpc64/ppc-mcount.S: trailing lines
git checkout -f \
sysdeps/powerpc/powerpc64/ppc-mcount.S \
sysdeps/unix/sysv/linux/s390/s390-64/syscall.S
# Omit change that caused a pre-commit check to fail like this:
# remote: *** error: sysdeps/sparc/sparc64/multiarch/memcpy-ultra3.S: last line does not end in newline
git checkout -f sysdeps/sparc/sparc64/multiarch/memcpy-ultra3.S
101 lines
3.6 KiB
C
101 lines
3.6 KiB
C
/* PLT fixups. Sparc 32-bit version.
|
|
Copyright (C) 1996-2019 Free Software Foundation, Inc.
|
|
This file is part of the GNU C Library.
|
|
|
|
The GNU C Library is free software; you can redistribute it and/or
|
|
modify it under the terms of the GNU Lesser General Public
|
|
License as published by the Free Software Foundation; either
|
|
version 2.1 of the License, or (at your option) any later version.
|
|
|
|
The GNU C Library is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
Lesser General Public License for more details.
|
|
|
|
You should have received a copy of the GNU Lesser General Public
|
|
License along with the GNU C Library; if not, see
|
|
<https://www.gnu.org/licenses/>. */
|
|
|
|
#ifndef _DL_PLT_H
|
|
#define _DL_PLT_H
|
|
|
|
/* Some SPARC opcodes we need to use for self-modifying code. */
|
|
#define OPCODE_NOP 0x01000000 /* nop */
|
|
#define OPCODE_CALL 0x40000000 /* call ?; add PC-rel word address */
|
|
#define OPCODE_SETHI_G1 0x03000000 /* sethi ?, %g1; add value>>10 */
|
|
#define OPCODE_JMP_G1 0x81c06000 /* jmp %g1+?; add lo 10 bits of value */
|
|
#define OPCODE_SAVE_SP 0x9de3bfa8 /* save %sp, -(16+6)*4, %sp */
|
|
#define OPCODE_BA 0x30800000 /* b,a ?; add PC-rel word address */
|
|
#define OPCODE_BA_PT 0x30480000 /* ba,a,pt %icc, ?; add PC-rel word address */
|
|
|
|
static inline __attribute__ ((always_inline)) Elf32_Addr
|
|
sparc_fixup_plt (const Elf32_Rela *reloc, Elf32_Addr *reloc_addr,
|
|
Elf32_Addr value, int t, int do_flush)
|
|
{
|
|
Elf32_Sword disp;
|
|
|
|
/* 't' is '0' if we are resolving this PLT entry for RTLD bootstrap,
|
|
in which case we'll be resolving all PLT entries and thus can
|
|
optimize by overwriting instructions starting at the first PLT entry
|
|
instruction and we need not be mindful of thread safety.
|
|
|
|
Otherwise, 't' is '1'. */
|
|
reloc_addr += t;
|
|
disp = value - (Elf32_Addr) reloc_addr;
|
|
|
|
if (disp >= -0x800000 && disp < 0x800000)
|
|
{
|
|
unsigned int insn = OPCODE_BA | ((disp >> 2) & 0x3fffff);
|
|
|
|
#ifdef __sparc_v9__
|
|
/* On V9 we can do even better by using a branch with
|
|
prediction if we fit into the even smaller 19-bit
|
|
displacement field. */
|
|
if (disp >= -0x100000 && disp < 0x100000)
|
|
insn = OPCODE_BA_PT | ((disp >> 2) & 0x07ffff);
|
|
#endif
|
|
|
|
/* Even if we are writing just a single branch, we must not
|
|
ignore the 't' offset. Consider a case where we have some
|
|
PLT slots which can be optimized into a single branch and
|
|
some which cannot. Then we can end up with a PLT which looks
|
|
like:
|
|
|
|
PLT4.0: sethi %(PLT_4_INDEX), %g1
|
|
sethi %(fully_resolved_sym_4), %g1
|
|
jmp %g1 + %lo(fully_resolved_sym_4)
|
|
PLT5.0: ba,a fully_resolved_sym_5
|
|
ba,a PLT0.0
|
|
...
|
|
|
|
The delay slot of that jmp must always be either a sethi to
|
|
%g1 or a nop. But if we try to place this displacement
|
|
branch there, PLT4.0 will jump to fully_resolved_sym_4 for 1
|
|
instruction and then go immediately to
|
|
fully_resolved_sym_5. */
|
|
|
|
reloc_addr[0] = insn;
|
|
if (do_flush)
|
|
__asm __volatile ("flush %0" : : "r"(reloc_addr));
|
|
}
|
|
else
|
|
{
|
|
/* For thread safety, write the instructions from the bottom and
|
|
flush before we overwrite the critical "b,a". This of course
|
|
need not be done during bootstrapping, since there are no threads.
|
|
But we also can't tell if we _can_ use flush, so don't. */
|
|
|
|
reloc_addr[1] = OPCODE_JMP_G1 | (value & 0x3ff);
|
|
if (do_flush)
|
|
__asm __volatile ("flush %0+4" : : "r"(reloc_addr));
|
|
|
|
reloc_addr[0] = OPCODE_SETHI_G1 | (value >> 10);
|
|
if (do_flush)
|
|
__asm __volatile ("flush %0" : : "r"(reloc_addr));
|
|
}
|
|
|
|
return value;
|
|
}
|
|
|
|
#endif /* dl-plt.h */
|