mirror of
https://sourceware.org/git/glibc.git
synced 2025-01-10 03:10:09 +00:00
e9537dddc7
* sysdeps/aarch64/multiarch/Makefile (sysdep_routines): Add memcpy_thunderx2. * sysdeps/aarch64/multiarch/ifunc-impl-list.c (MAX_IFUNC): Increment to 4. (__libc_ifunc_impl_list): Add __memcpy_thunderx2. * sysdeps/aarch64/multiarch/memcpy.c (libc_ifunc): Add IS_THUNDERX2 and IS_THUNDERX2PA checks. * sysdeps/aarch64/multiarch/memcpy_thunderx.S (USE_THUNDERX2): Use macro to set name appropriately. (memcpy): Use USE_THUNDERX2 macro to modify prefetches. * sysdeps/aarch64/multiarch/memcpy_thunderx2.S: New file. * sysdeps/unix/sysv/linux/aarch64/cpu-features.h (IS_THUNDERX2PA): New macro. (IS_THUNDERX2): New macro.
59 lines
2.1 KiB
C
59 lines
2.1 KiB
C
/* Initialize CPU feature data. AArch64 version.
|
|
This file is part of the GNU C Library.
|
|
Copyright (C) 2017-2018 Free Software Foundation, Inc.
|
|
|
|
The GNU C Library is free software; you can redistribute it and/or
|
|
modify it under the terms of the GNU Lesser General Public
|
|
License as published by the Free Software Foundation; either
|
|
version 2.1 of the License, or (at your option) any later version.
|
|
|
|
The GNU C Library is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
Lesser General Public License for more details.
|
|
|
|
You should have received a copy of the GNU Lesser General Public
|
|
License along with the GNU C Library; if not, see
|
|
<http://www.gnu.org/licenses/>. */
|
|
|
|
#ifndef _CPU_FEATURES_AARCH64_H
|
|
#define _CPU_FEATURES_AARCH64_H
|
|
|
|
#include <stdint.h>
|
|
|
|
#define MIDR_PARTNUM_SHIFT 4
|
|
#define MIDR_PARTNUM_MASK (0xfff << MIDR_PARTNUM_SHIFT)
|
|
#define MIDR_PARTNUM(midr) \
|
|
(((midr) & MIDR_PARTNUM_MASK) >> MIDR_PARTNUM_SHIFT)
|
|
#define MIDR_ARCHITECTURE_SHIFT 16
|
|
#define MIDR_ARCHITECTURE_MASK (0xf << MIDR_ARCHITECTURE_SHIFT)
|
|
#define MIDR_ARCHITECTURE(midr) \
|
|
(((midr) & MIDR_ARCHITECTURE_MASK) >> MIDR_ARCHITECTURE_SHIFT)
|
|
#define MIDR_VARIANT_SHIFT 20
|
|
#define MIDR_VARIANT_MASK (0xf << MIDR_VARIANT_SHIFT)
|
|
#define MIDR_VARIANT(midr) \
|
|
(((midr) & MIDR_VARIANT_MASK) >> MIDR_VARIANT_SHIFT)
|
|
#define MIDR_IMPLEMENTOR_SHIFT 24
|
|
#define MIDR_IMPLEMENTOR_MASK (0xff << MIDR_IMPLEMENTOR_SHIFT)
|
|
#define MIDR_IMPLEMENTOR(midr) \
|
|
(((midr) & MIDR_IMPLEMENTOR_MASK) >> MIDR_IMPLEMENTOR_SHIFT)
|
|
|
|
#define IS_THUNDERX(midr) (MIDR_IMPLEMENTOR(midr) == 'C' \
|
|
&& MIDR_PARTNUM(midr) == 0x0a1)
|
|
|
|
#define IS_THUNDERX2PA(midr) (MIDR_IMPLEMENTOR(midr) == 'B' \
|
|
&& MIDR_PARTNUM(midr) == 0x516)
|
|
#define IS_THUNDERX2(midr) (MIDR_IMPLEMENTOR(midr) == 'C' \
|
|
&& MIDR_PARTNUM(midr) == 0xaf)
|
|
|
|
#define IS_FALKOR(midr) (MIDR_IMPLEMENTOR(midr) == 'Q' \
|
|
&& MIDR_PARTNUM(midr) == 0xc00)
|
|
|
|
struct cpu_features
|
|
{
|
|
uint64_t midr_el1;
|
|
unsigned zva_size;
|
|
};
|
|
|
|
#endif /* _CPU_FEATURES_AARCH64_H */
|