glibc/sysdeps/mips/p40/bytesex.h
1994-07-16 04:43:42 +00:00

5 lines
142 B
C

/* The MIPS has selectable endianness.
The Japanese homebrew P40 architecture uses big-endian mode. */
#define __BYTE_ORDER __BIG_ENDIAN