mirror of
https://sourceware.org/git/glibc.git
synced 2024-11-22 04:50:07 +00:00
9ea9b141fd
2004-09-26 Richard Henderson <rth@redhat.com> * sysdeps/alpha/alphaev6/memcpy.S: Mark .prologue. * sysdeps/unix/alpha/sysdep.h (LEAF, ENTRY): Align entry points to 16 byte boundaries.
380 lines
11 KiB
C
380 lines
11 KiB
C
/* Copyright (C) 1992, 1995, 1996, 2000, 2003, 2004
|
|
Free Software Foundation, Inc.
|
|
This file is part of the GNU C Library.
|
|
Contributed by Brendan Kehoe (brendan@zen.org).
|
|
|
|
The GNU C Library is free software; you can redistribute it and/or
|
|
modify it under the terms of the GNU Lesser General Public
|
|
License as published by the Free Software Foundation; either
|
|
version 2.1 of the License, or (at your option) any later version.
|
|
|
|
The GNU C Library is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
Lesser General Public License for more details.
|
|
|
|
You should have received a copy of the GNU Lesser General Public
|
|
License along with the GNU C Library; if not, write to the Free
|
|
Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
|
|
02111-1307 USA. */
|
|
|
|
#include <sysdeps/unix/sysdep.h>
|
|
|
|
#ifdef __ASSEMBLER__
|
|
|
|
#ifdef __linux__
|
|
# include <alpha/regdef.h>
|
|
#else
|
|
# include <regdef.h>
|
|
#endif
|
|
|
|
#include <tls.h> /* Defines USE___THREAD. */
|
|
|
|
#ifdef IS_IN_rtld
|
|
# include <dl-sysdep.h> /* Defines RTLD_PRIVATE_ERRNO. */
|
|
#endif
|
|
|
|
|
|
#ifdef __STDC__
|
|
#define __LABEL(x) x##:
|
|
#else
|
|
#define __LABEL(x) x/**/:
|
|
#endif
|
|
|
|
#define LEAF(name, framesize) \
|
|
.globl name; \
|
|
.align 4; \
|
|
.ent name, 0; \
|
|
__LABEL(name) \
|
|
.frame sp, framesize, ra
|
|
|
|
#define ENTRY(name) \
|
|
.globl name; \
|
|
.align 4; \
|
|
.ent name, 0; \
|
|
__LABEL(name) \
|
|
.frame sp, 0, ra
|
|
|
|
/* Mark the end of function SYM. */
|
|
#undef END
|
|
#define END(sym) .end sym
|
|
|
|
#ifdef PROF
|
|
# define PSEUDO_PROLOGUE \
|
|
.frame sp, 0, ra; \
|
|
ldgp gp,0(pv); \
|
|
.set noat; \
|
|
lda AT,_mcount; \
|
|
jsr AT,(AT),_mcount; \
|
|
.set at; \
|
|
.prologue 1
|
|
#elif defined PIC
|
|
# define PSEUDO_PROLOGUE \
|
|
.frame sp, 0, ra; \
|
|
.prologue 0
|
|
#else
|
|
# define PSEUDO_PROLOGUE \
|
|
.frame sp, 0, ra; \
|
|
ldgp gp,0(pv); \
|
|
.prologue 1
|
|
#endif /* PROF */
|
|
|
|
#if RTLD_PRIVATE_ERRNO
|
|
# define SYSCALL_ERROR_LABEL $syscall_error
|
|
# define SYSCALL_ERROR_HANDLER \
|
|
stl v0, errno(gp) !gprel; \
|
|
lda v0, -1; \
|
|
ret
|
|
#elif defined(PIC)
|
|
# define SYSCALL_ERROR_LABEL __syscall_error
|
|
# define SYSCALL_ERROR_HANDLER \
|
|
br $31, __syscall_error !samegp
|
|
#else
|
|
# define SYSCALL_ERROR_LABEL $syscall_error
|
|
# define SYSCALL_ERROR_HANDLER \
|
|
jmp $31, __syscall_error
|
|
#endif /* RTLD_PRIVATE_ERRNO */
|
|
|
|
/* Overridden by specific syscalls. */
|
|
#undef PSEUDO_PREPARE_ARGS
|
|
#define PSEUDO_PREPARE_ARGS /* Nothing. */
|
|
|
|
#define PSEUDO(name, syscall_name, args) \
|
|
.globl name; \
|
|
.align 4; \
|
|
.ent name,0; \
|
|
__LABEL(name) \
|
|
PSEUDO_PROLOGUE; \
|
|
PSEUDO_PREPARE_ARGS \
|
|
lda v0, SYS_ify(syscall_name); \
|
|
call_pal PAL_callsys; \
|
|
bne a3, SYSCALL_ERROR_LABEL
|
|
|
|
#undef PSEUDO_END
|
|
#if defined(PIC) && !RTLD_PRIVATE_ERRNO
|
|
# define PSEUDO_END(sym) END(sym)
|
|
#else
|
|
# define PSEUDO_END(sym) \
|
|
$syscall_error: \
|
|
SYSCALL_ERROR_HANDLER; \
|
|
END(sym)
|
|
#endif
|
|
|
|
#define PSEUDO_NOERRNO(name, syscall_name, args) \
|
|
.globl name; \
|
|
.align 4; \
|
|
.ent name,0; \
|
|
__LABEL(name) \
|
|
PSEUDO_PROLOGUE; \
|
|
PSEUDO_PREPARE_ARGS \
|
|
lda v0, SYS_ify(syscall_name); \
|
|
call_pal PAL_callsys;
|
|
|
|
#undef PSEUDO_END_NOERRNO
|
|
#define PSEUDO_END_NOERRNO(sym) END(sym)
|
|
|
|
#define ret_NOERRNO ret
|
|
|
|
#define PSEUDO_ERRVAL(name, syscall_name, args) \
|
|
.globl name; \
|
|
.align 4; \
|
|
.ent name,0; \
|
|
__LABEL(name) \
|
|
PSEUDO_PROLOGUE; \
|
|
PSEUDO_PREPARE_ARGS \
|
|
lda v0, SYS_ify(syscall_name); \
|
|
call_pal PAL_callsys;
|
|
|
|
#undef PSEUDO_END_ERRVAL
|
|
#define PSEUDO_END_ERRVAL(sym) END(sym)
|
|
|
|
#define ret_ERRVAL ret
|
|
|
|
#define r0 v0
|
|
#define r1 a4
|
|
|
|
#define MOVE(x,y) mov x,y
|
|
|
|
#else /* !ASSEMBLER */
|
|
|
|
/* ??? Linux needs to be able to override INLINE_SYSCALL for one
|
|
particular special case. Make this easy. */
|
|
|
|
#undef INLINE_SYSCALL
|
|
#define INLINE_SYSCALL(name, nr, args...) \
|
|
INLINE_SYSCALL1(name, nr, args)
|
|
|
|
#define INLINE_SYSCALL1(name, nr, args...) \
|
|
({ \
|
|
long _sc_ret, _sc_err; \
|
|
inline_syscall##nr(__NR_##name, args); \
|
|
if (__builtin_expect (_sc_err, 0)) \
|
|
{ \
|
|
__set_errno (_sc_ret); \
|
|
_sc_ret = -1L; \
|
|
} \
|
|
_sc_ret; \
|
|
})
|
|
|
|
#define INTERNAL_SYSCALL(name, err_out, nr, args...) \
|
|
INTERNAL_SYSCALL1(name, err_out, nr, args)
|
|
|
|
#define INTERNAL_SYSCALL1(name, err_out, nr, args...) \
|
|
INTERNAL_SYSCALL_NCS(__NR_##name, err_out, nr, args)
|
|
|
|
#define INTERNAL_SYSCALL_NCS(name, err_out, nr, args...) \
|
|
({ \
|
|
long _sc_ret, _sc_err; \
|
|
inline_syscall##nr(name, args); \
|
|
err_out = _sc_err; \
|
|
_sc_ret; \
|
|
})
|
|
|
|
#define INTERNAL_SYSCALL_DECL(err) long int err
|
|
#define INTERNAL_SYSCALL_ERROR_P(val, err) err
|
|
#define INTERNAL_SYSCALL_ERRNO(val, err) val
|
|
|
|
#define inline_syscall_clobbers \
|
|
"$1", "$2", "$3", "$4", "$5", "$6", "$7", "$8", \
|
|
"$22", "$23", "$24", "$25", "$27", "$28", "memory"
|
|
|
|
/* If TLS is in use, we have a conflict between the PAL_rduniq primitive,
|
|
as modeled within GCC, and explicit use of the R0 register. If we use
|
|
the register via the asm, the scheduler may place the PAL_rduniq insn
|
|
before we've copied the data from R0 into _sc_ret. If this happens
|
|
we'll get a reload abort, since R0 is live at the same time it is
|
|
needed for the PAL_rduniq.
|
|
|
|
Solve this by using the "v" constraint instead of an asm for the syscall
|
|
output. We don't do this unconditionally to allow compilation with
|
|
older compilers. */
|
|
|
|
#ifdef HAVE___THREAD
|
|
#define inline_syscall_r0_asm
|
|
#define inline_syscall_r0_out_constraint "=v"
|
|
#else
|
|
#define inline_syscall_r0_asm __asm__("$0")
|
|
#define inline_syscall_r0_out_constraint "=r"
|
|
#endif
|
|
|
|
/* It is moderately important optimization-wise to limit the lifetime
|
|
of the hard-register variables as much as possible. Thus we copy
|
|
in/out as close to the asm as possible. */
|
|
|
|
#define inline_syscall0(name, args...) \
|
|
{ \
|
|
register long _sc_0 inline_syscall_r0_asm; \
|
|
register long _sc_19 __asm__("$19"); \
|
|
\
|
|
_sc_0 = name; \
|
|
__asm__ __volatile__ \
|
|
("callsys # %0 %1 <= %2" \
|
|
: inline_syscall_r0_out_constraint (_sc_0), \
|
|
"=r"(_sc_19) \
|
|
: "0"(_sc_0) \
|
|
: inline_syscall_clobbers, \
|
|
"$16", "$17", "$18", "$20", "$21"); \
|
|
_sc_ret = _sc_0, _sc_err = _sc_19; \
|
|
}
|
|
|
|
#define inline_syscall1(name,arg1) \
|
|
{ \
|
|
register long _sc_0 inline_syscall_r0_asm; \
|
|
register long _sc_16 __asm__("$16"); \
|
|
register long _sc_19 __asm__("$19"); \
|
|
\
|
|
_sc_0 = name; \
|
|
_sc_16 = (long) (arg1); \
|
|
__asm__ __volatile__ \
|
|
("callsys # %0 %1 <= %2 %3" \
|
|
: inline_syscall_r0_out_constraint (_sc_0), \
|
|
"=r"(_sc_19), "=r"(_sc_16) \
|
|
: "0"(_sc_0), "2"(_sc_16) \
|
|
: inline_syscall_clobbers, \
|
|
"$17", "$18", "$20", "$21"); \
|
|
_sc_ret = _sc_0, _sc_err = _sc_19; \
|
|
}
|
|
|
|
#define inline_syscall2(name,arg1,arg2) \
|
|
{ \
|
|
register long _sc_0 inline_syscall_r0_asm; \
|
|
register long _sc_16 __asm__("$16"); \
|
|
register long _sc_17 __asm__("$17"); \
|
|
register long _sc_19 __asm__("$19"); \
|
|
\
|
|
_sc_0 = name; \
|
|
_sc_16 = (long) (arg1); \
|
|
_sc_17 = (long) (arg2); \
|
|
__asm__ __volatile__ \
|
|
("callsys # %0 %1 <= %2 %3 %4" \
|
|
: inline_syscall_r0_out_constraint (_sc_0), \
|
|
"=r"(_sc_19), "=r"(_sc_16), "=r"(_sc_17) \
|
|
: "0"(_sc_0), "2"(_sc_16), "3"(_sc_17) \
|
|
: inline_syscall_clobbers, \
|
|
"$18", "$20", "$21"); \
|
|
_sc_ret = _sc_0, _sc_err = _sc_19; \
|
|
}
|
|
|
|
#define inline_syscall3(name,arg1,arg2,arg3) \
|
|
{ \
|
|
register long _sc_0 inline_syscall_r0_asm; \
|
|
register long _sc_16 __asm__("$16"); \
|
|
register long _sc_17 __asm__("$17"); \
|
|
register long _sc_18 __asm__("$18"); \
|
|
register long _sc_19 __asm__("$19"); \
|
|
\
|
|
_sc_0 = name; \
|
|
_sc_16 = (long) (arg1); \
|
|
_sc_17 = (long) (arg2); \
|
|
_sc_18 = (long) (arg3); \
|
|
__asm__ __volatile__ \
|
|
("callsys # %0 %1 <= %2 %3 %4 %5" \
|
|
: inline_syscall_r0_out_constraint (_sc_0), \
|
|
"=r"(_sc_19), "=r"(_sc_16), "=r"(_sc_17), \
|
|
"=r"(_sc_18) \
|
|
: "0"(_sc_0), "2"(_sc_16), "3"(_sc_17), \
|
|
"4"(_sc_18) \
|
|
: inline_syscall_clobbers, "$20", "$21"); \
|
|
_sc_ret = _sc_0, _sc_err = _sc_19; \
|
|
}
|
|
|
|
#define inline_syscall4(name,arg1,arg2,arg3,arg4) \
|
|
{ \
|
|
register long _sc_0 inline_syscall_r0_asm; \
|
|
register long _sc_16 __asm__("$16"); \
|
|
register long _sc_17 __asm__("$17"); \
|
|
register long _sc_18 __asm__("$18"); \
|
|
register long _sc_19 __asm__("$19"); \
|
|
\
|
|
_sc_0 = name; \
|
|
_sc_16 = (long) (arg1); \
|
|
_sc_17 = (long) (arg2); \
|
|
_sc_18 = (long) (arg3); \
|
|
_sc_19 = (long) (arg4); \
|
|
__asm__ __volatile__ \
|
|
("callsys # %0 %1 <= %2 %3 %4 %5 %6" \
|
|
: inline_syscall_r0_out_constraint (_sc_0), \
|
|
"=r"(_sc_19), "=r"(_sc_16), "=r"(_sc_17), \
|
|
"=r"(_sc_18) \
|
|
: "0"(_sc_0), "2"(_sc_16), "3"(_sc_17), \
|
|
"4"(_sc_18), "1"(_sc_19) \
|
|
: inline_syscall_clobbers, "$20", "$21"); \
|
|
_sc_ret = _sc_0, _sc_err = _sc_19; \
|
|
}
|
|
|
|
#define inline_syscall5(name,arg1,arg2,arg3,arg4,arg5) \
|
|
{ \
|
|
register long _sc_0 inline_syscall_r0_asm; \
|
|
register long _sc_16 __asm__("$16"); \
|
|
register long _sc_17 __asm__("$17"); \
|
|
register long _sc_18 __asm__("$18"); \
|
|
register long _sc_19 __asm__("$19"); \
|
|
register long _sc_20 __asm__("$20"); \
|
|
\
|
|
_sc_0 = name; \
|
|
_sc_16 = (long) (arg1); \
|
|
_sc_17 = (long) (arg2); \
|
|
_sc_18 = (long) (arg3); \
|
|
_sc_19 = (long) (arg4); \
|
|
_sc_20 = (long) (arg5); \
|
|
__asm__ __volatile__ \
|
|
("callsys # %0 %1 <= %2 %3 %4 %5 %6 %7" \
|
|
: inline_syscall_r0_out_constraint (_sc_0), \
|
|
"=r"(_sc_19), "=r"(_sc_16), "=r"(_sc_17), \
|
|
"=r"(_sc_18), "=r"(_sc_20) \
|
|
: "0"(_sc_0), "2"(_sc_16), "3"(_sc_17), \
|
|
"4"(_sc_18), "1"(_sc_19), "5"(_sc_20) \
|
|
: inline_syscall_clobbers, "$21"); \
|
|
_sc_ret = _sc_0, _sc_err = _sc_19; \
|
|
}
|
|
|
|
#define inline_syscall6(name,arg1,arg2,arg3,arg4,arg5,arg6) \
|
|
{ \
|
|
register long _sc_0 inline_syscall_r0_asm; \
|
|
register long _sc_16 __asm__("$16"); \
|
|
register long _sc_17 __asm__("$17"); \
|
|
register long _sc_18 __asm__("$18"); \
|
|
register long _sc_19 __asm__("$19"); \
|
|
register long _sc_20 __asm__("$20"); \
|
|
register long _sc_21 __asm__("$21"); \
|
|
\
|
|
_sc_0 = name; \
|
|
_sc_16 = (long) (arg1); \
|
|
_sc_17 = (long) (arg2); \
|
|
_sc_18 = (long) (arg3); \
|
|
_sc_19 = (long) (arg4); \
|
|
_sc_20 = (long) (arg5); \
|
|
_sc_21 = (long) (arg6); \
|
|
__asm__ __volatile__ \
|
|
("callsys # %0 %1 <= %2 %3 %4 %5 %6 %7 %8" \
|
|
: inline_syscall_r0_out_constraint (_sc_0), \
|
|
"=r"(_sc_19), "=r"(_sc_16), "=r"(_sc_17), \
|
|
"=r"(_sc_18), "=r"(_sc_20), "=r"(_sc_21) \
|
|
: "0"(_sc_0), "2"(_sc_16), "3"(_sc_17), "4"(_sc_18), \
|
|
"1"(_sc_19), "5"(_sc_20), "6"(_sc_21) \
|
|
: inline_syscall_clobbers); \
|
|
_sc_ret = _sc_0, _sc_err = _sc_19; \
|
|
}
|
|
|
|
#endif /* ASSEMBLER */
|