mirror of
https://sourceware.org/git/glibc.git
synced 2024-11-30 16:50:07 +00:00
b610dc849a
<asm/procinfo.h>. Use HWCAP_ARM_VFP instead of HWCAP_VFP. * sysdeps/arm/eabi/fedisblxcpt.c: Likewise. * sysdeps/arm/eabi/feenablxcpt.c: Likewise. * sysdeps/arm/eabi/fegetenv.c: Likewise. * sysdeps/arm/eabi/fegetexcept.c: Likewise. * sysdeps/arm/eabi/fegetround.c: Likewise. * sysdeps/arm/eabi/feholdexcpt.c: Likewise. * sysdeps/arm/eabi/fesetenv.c: Likewise. * sysdeps/arm/eabi/fesetround.c: Likewise. * sysdeps/arm/eabi/fraiseexcpt.c: Likewise. * sysdeps/arm/eabi/fsetexcptflg.c: Likewise. * sysdeps/arm/eabi/ftestexcept.c: Likewise. * sysdeps/arm/eabi/setfpucw.c: Likewise.
111 lines
4.2 KiB
C
111 lines
4.2 KiB
C
/* Raise given exceptions.
|
|
Copyright (C) 2004, 2005 Free Software Foundation, Inc.
|
|
This file is part of the GNU C Library.
|
|
|
|
The GNU C Library is free software; you can redistribute it and/or
|
|
modify it under the terms of the GNU Lesser General Public
|
|
License as published by the Free Software Foundation; either
|
|
version 2.1 of the License, or (at your option) any later version.
|
|
|
|
The GNU C Library is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
Lesser General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with GCC; see the file COPYING. If not, write to the Free
|
|
Software Foundation, 51 Franklin Street, Fifth Floor, Boston, MA
|
|
02110-1301, USA. */
|
|
|
|
#include <fpu_control.h>
|
|
#include <fenv.h>
|
|
#include <float.h>
|
|
|
|
#include <unistd.h>
|
|
#include <ldsodefs.h>
|
|
#include <dl-procinfo.h>
|
|
#include <sysdep.h>
|
|
|
|
int
|
|
feraiseexcept (int excepts)
|
|
{
|
|
if (GLRO (dl_hwcap) & HWCAP_ARM_VFP)
|
|
{
|
|
int fpscr;
|
|
const float fp_zero = 0.0, fp_one = 1.0, fp_max = FLT_MAX,
|
|
fp_min = FLT_MIN, fp_1e32 = 1.0e32f, fp_two = 2.0,
|
|
fp_three = 3.0;
|
|
|
|
/* Raise exceptions represented by EXPECTS. But we must raise only
|
|
one signal at a time. It is important that if the overflow/underflow
|
|
exception and the inexact exception are given at the same time,
|
|
the overflow/underflow exception follows the inexact exception. After
|
|
each exception we read from the fpscr, to force the exception to be
|
|
raised immediately. */
|
|
|
|
/* There are additional complications because this file may be compiled
|
|
without VFP support enabled, and we also can't assume that the
|
|
assembler has VFP instructions enabled. To get around this we use the
|
|
generic coprocessor mnemonics and avoid asking GCC to put float values
|
|
in VFP registers. */
|
|
|
|
/* First: invalid exception. */
|
|
if (FE_INVALID & excepts)
|
|
__asm__ __volatile__ (
|
|
"ldc p10, cr0, %1\n\t" /* flds s0, %1 */
|
|
"cdp p10, 8, cr0, cr0, cr0, 0\n\t" /* fdivs s0, s0, s0 */
|
|
"mrc p10, 7, %0, cr1, cr0, 0" : "=r" (fpscr) /* fmrx %0, fpscr */
|
|
: "m" (fp_zero)
|
|
: "s0");
|
|
|
|
/* Next: division by zero. */
|
|
if (FE_DIVBYZERO & excepts)
|
|
__asm__ __volatile__ (
|
|
"ldc p10, cr0, %1\n\t" /* flds s0, %1 */
|
|
"ldcl p10, cr0, %2\n\t" /* flds s1, %2 */
|
|
"cdp p10, 8, cr0, cr0, cr0, 1\n\t" /* fdivs s0, s0, s1 */
|
|
"mrc p10, 7, %0, cr1, cr0, 0" : "=r" (fpscr) /* fmrx %0, fpscr */
|
|
: "m" (fp_one), "m" (fp_zero)
|
|
: "s0", "s1");
|
|
|
|
/* Next: overflow. */
|
|
if (FE_OVERFLOW & excepts)
|
|
/* There's no way to raise overflow without also raising inexact. */
|
|
__asm__ __volatile__ (
|
|
"ldc p10, cr0, %1\n\t" /* flds s0, %1 */
|
|
"ldcl p10, cr0, %2\n\t" /* flds s1, %2 */
|
|
"cdp p10, 3, cr0, cr0, cr0, 1\n\t" /* fadds s0, s0, s1 */
|
|
"mrc p10, 7, %0, cr1, cr0, 0" : "=r" (fpscr) /* fmrx %0, fpscr */
|
|
: "m" (fp_max), "m" (fp_1e32)
|
|
: "s0", "s1");
|
|
|
|
/* Next: underflow. */
|
|
if (FE_UNDERFLOW & excepts)
|
|
__asm__ __volatile__ (
|
|
"ldc p10, cr0, %1\n\t" /* flds s0, %1 */
|
|
"ldcl p10, cr0, %2\n\t" /* flds s1, %2 */
|
|
"cdp p10, 8, cr0, cr0, cr0, 1\n\t" /* fdivs s0, s0, s1 */
|
|
"mrc p10, 7, %0, cr1, cr0, 0" : "=r" (fpscr) /* fmrx %0, fpscr */
|
|
: "m" (fp_min), "m" (fp_three)
|
|
: "s0", "s1");
|
|
|
|
/* Last: inexact. */
|
|
if (FE_INEXACT & excepts)
|
|
__asm__ __volatile__ (
|
|
"ldc p10, cr0, %1\n\t" /* flds s0, %1 */
|
|
"ldcl p10, cr0, %2\n\t" /* flds s1, %2 */
|
|
"cdp p10, 8, cr0, cr0, cr0, 1\n\t" /* fdivs s0, s0, s1 */
|
|
"mrc p10, 7, %0, cr1, cr0, 0" : "=r" (fpscr) /* fmrx %0, fpscr */
|
|
: "m" (fp_two), "m" (fp_three)
|
|
: "s0", "s1");
|
|
|
|
/* Success. */
|
|
return 0;
|
|
}
|
|
|
|
/* Unsupported, so fail. */
|
|
return 1;
|
|
}
|
|
|
|
libm_hidden_def (feraiseexcept)
|