mirror of
https://sourceware.org/git/glibc.git
synced 2024-11-30 16:50:07 +00:00
d5b411854f
A number of functions in the sysdeps/powerpc/powerpc64/ tree don't use or change r2, yet declare a global entry that sets up r2. This patch fixes that problem, and consolidates the ENTRY and EALIGN macros. * sysdeps/powerpc/powerpc64/sysdep.h: Formatting. (NOPS, ENTRY_3): New macros. (ENTRY): Rewrite. (ENTRY_TOCLESS): Define. (EALIGN, EALIGN_W_0, EALIGN_W_1, EALIGN_W_2, EALIGN_W_4, EALIGN_W_5, EALIGN_W_6, EALIGN_W_7, EALIGN_W_8): Delete. * sysdeps/powerpc/powerpc64/a2/memcpy.S: Replace EALIGN with ENTRY. * sysdeps/powerpc/powerpc64/dl-trampoline.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_ceil.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_ceilf.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_floor.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_floorf.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_nearbyint.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_nearbyintf.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_rint.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_rintf.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_round.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_roundf.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_trunc.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_truncf.S: Likewise. * sysdeps/powerpc/powerpc64/memset.S: Likewise. * sysdeps/powerpc/powerpc64/power7/fpu/s_finite.S: Likewise. * sysdeps/powerpc/powerpc64/power7/fpu/s_isinf.S: Likewise. * sysdeps/powerpc/powerpc64/power7/fpu/s_isnan.S: Likewise. * sysdeps/powerpc/powerpc64/power7/strstr.S: Likewise. * sysdeps/powerpc/powerpc64/power8/fpu/e_expf.S: Likewise. * sysdeps/powerpc/powerpc64/power8/fpu/s_cosf.S: Likewise. * sysdeps/powerpc/powerpc64/power8/fpu/s_sinf.S: Likewise. * sysdeps/powerpc/powerpc64/power8/strcasestr.S: Likewise. * sysdeps/powerpc/powerpc64/addmul_1.S: Use ENTRY_TOCLESS. * sysdeps/powerpc/powerpc64/cell/memcpy.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_copysign.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_copysignl.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_fabsl.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_isnan.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_llrint.S: Likewise. * sysdeps/powerpc/powerpc64/fpu/s_llrintf.S: Likewise. * sysdeps/powerpc/powerpc64/lshift.S: Likewise. * sysdeps/powerpc/powerpc64/memcpy.S: Likewise. * sysdeps/powerpc/powerpc64/mul_1.S: Likewise. * sysdeps/powerpc/powerpc64/power4/memcmp.S: Likewise. * sysdeps/powerpc/powerpc64/power4/memcpy.S: Likewise. * sysdeps/powerpc/powerpc64/power4/memset.S: Likewise. * sysdeps/powerpc/powerpc64/power4/strncmp.S: Likewise. * sysdeps/powerpc/powerpc64/power5+/fpu/s_ceil.S: Likewise. * sysdeps/powerpc/powerpc64/power5+/fpu/s_ceilf.S: Likewise. * sysdeps/powerpc/powerpc64/power5+/fpu/s_floor.S: Likewise. * sysdeps/powerpc/powerpc64/power5+/fpu/s_floorf.S: Likewise. * sysdeps/powerpc/powerpc64/power5+/fpu/s_llround.S: Likewise. * sysdeps/powerpc/powerpc64/power5+/fpu/s_round.S: Likewise. * sysdeps/powerpc/powerpc64/power5+/fpu/s_roundf.S: Likewise. * sysdeps/powerpc/powerpc64/power5+/fpu/s_trunc.S: Likewise. * sysdeps/powerpc/powerpc64/power5+/fpu/s_truncf.S: Likewise. * sysdeps/powerpc/powerpc64/power5/fpu/s_isnan.S: Likewise. * sysdeps/powerpc/powerpc64/power6/fpu/s_copysign.S: Likewise. * sysdeps/powerpc/powerpc64/power6/fpu/s_isnan.S: Likewise. * sysdeps/powerpc/powerpc64/power6/memcpy.S: Likewise. * sysdeps/powerpc/powerpc64/power6/memset.S: Likewise. * sysdeps/powerpc/powerpc64/power6x/fpu/s_isnan.S: Likewise. * sysdeps/powerpc/powerpc64/power6x/fpu/s_llrint.S: Likewise. * sysdeps/powerpc/powerpc64/power6x/fpu/s_llround.S: Likewise. * sysdeps/powerpc/powerpc64/power7/add_n.S: Likewise. * sysdeps/powerpc/powerpc64/power7/memchr.S: Likewise. * sysdeps/powerpc/powerpc64/power7/memcmp.S: Likewise. * sysdeps/powerpc/powerpc64/power7/memcpy.S: Likewise. * sysdeps/powerpc/powerpc64/power7/memmove.S: Likewise. * sysdeps/powerpc/powerpc64/power7/mempcpy.S: Likewise. * sysdeps/powerpc/powerpc64/power7/memrchr.S: Likewise. * sysdeps/powerpc/powerpc64/power7/memset.S: Likewise. * sysdeps/powerpc/powerpc64/power7/rawmemchr.S: Likewise. * sysdeps/powerpc/powerpc64/power7/strcasecmp.S (strcasecmp_l): Likewise. * sysdeps/powerpc/powerpc64/power7/strchr.S: Likewise. * sysdeps/powerpc/powerpc64/power7/strchrnul.S: Likewise. * sysdeps/powerpc/powerpc64/power7/strcmp.S: Likewise. * sysdeps/powerpc/powerpc64/power7/strlen.S: Likewise. * sysdeps/powerpc/powerpc64/power7/strncmp.S: Likewise. * sysdeps/powerpc/powerpc64/power7/strncpy.S: Likewise. * sysdeps/powerpc/powerpc64/power7/strnlen.S: Likewise. * sysdeps/powerpc/powerpc64/power7/strrchr.S: Likewise. * sysdeps/powerpc/powerpc64/power8/fpu/s_finite.S: Likewise. * sysdeps/powerpc/powerpc64/power8/fpu/s_isinf.S: Likewise. * sysdeps/powerpc/powerpc64/power8/fpu/s_isnan.S: Likewise. * sysdeps/powerpc/powerpc64/power8/fpu/s_llrint.S: Likewise. * sysdeps/powerpc/powerpc64/power8/fpu/s_llround.S: Likewise. * sysdeps/powerpc/powerpc64/power8/memcmp.S: Likewise. * sysdeps/powerpc/powerpc64/power8/memset.S: Likewise. * sysdeps/powerpc/powerpc64/power8/strchr.S: Likewise. * sysdeps/powerpc/powerpc64/power8/strcmp.S: Likewise. * sysdeps/powerpc/powerpc64/power8/strcpy.S: Likewise. * sysdeps/powerpc/powerpc64/power8/strlen.S: Likewise. * sysdeps/powerpc/powerpc64/power8/strncmp.S: Likewise. * sysdeps/powerpc/powerpc64/power8/strncpy.S: Likewise. * sysdeps/powerpc/powerpc64/power8/strnlen.S: Likewise. * sysdeps/powerpc/powerpc64/power8/strrchr.S: Likewise. * sysdeps/powerpc/powerpc64/power8/strspn.S: Likewise. * sysdeps/powerpc/powerpc64/power9/strcmp.S: Likewise. * sysdeps/powerpc/powerpc64/power9/strncmp.S: Likewise. * sysdeps/powerpc/powerpc64/strchr.S: Likewise. * sysdeps/powerpc/powerpc64/strcmp.S: Likewise. * sysdeps/powerpc/powerpc64/strlen.S: Likewise. * sysdeps/powerpc/powerpc64/strncmp.S: Likewise. * sysdeps/powerpc/powerpc64/ppc-mcount.S: Store LR earlier. Don't add nop when SHARED. * sysdeps/powerpc/powerpc64/start.S: Fix comment. * sysdeps/powerpc/powerpc64/multiarch/strrchr-power8.S (ENTRY): Don't define. (ENTRY_TOCLESS): Define. * sysdeps/powerpc/powerpc32/sysdep.h (ENTRY_TOCLESS): Define. * sysdeps/powerpc/fpu/s_fma.S: Use ENTRY_TOCLESS. * sysdeps/powerpc/fpu/s_fmaf.S: Likewise.
380 lines
7.9 KiB
ArmAsm
380 lines
7.9 KiB
ArmAsm
/* Optimized strncmp implementation for PowerPC64/POWER9.
|
|
Copyright (C) 2016-2017 Free Software Foundation, Inc.
|
|
This file is part of the GNU C Library.
|
|
|
|
The GNU C Library is free software; you can redistribute it and/or
|
|
modify it under the terms of the GNU Lesser General Public
|
|
License as published by the Free Software Foundation; either
|
|
version 2.1 of the License, or (at your option) any later version.
|
|
|
|
The GNU C Library is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
Lesser General Public License for more details.
|
|
|
|
You should have received a copy of the GNU Lesser General Public
|
|
License along with the GNU C Library; if not, see
|
|
<http://www.gnu.org/licenses/>. */
|
|
#ifdef __LITTLE_ENDIAN__
|
|
#include <sysdep.h>
|
|
|
|
/* Implements the function
|
|
|
|
int [r3] strncmp (const char *s1 [r3], const char *s2 [r4], size_t [r5] n)
|
|
|
|
The implementation uses unaligned doubleword access to avoid specialized
|
|
code paths depending of data alignment for first 32 bytes and uses
|
|
vectorised loops after that. */
|
|
|
|
#ifndef STRNCMP
|
|
# define STRNCMP strncmp
|
|
#endif
|
|
|
|
/* TODO: Change this to actual instructions when minimum binutils is upgraded
|
|
to 2.27. Macros are defined below for these newer instructions in order
|
|
to maintain compatibility. */
|
|
# define VCTZLSBB(r,v) .long (0x10010602 | ((r)<<(32-11)) | ((v)<<(32-21)))
|
|
|
|
# define VEXTUBRX(t,a,b) .long (0x1000070d \
|
|
| ((t)<<(32-11)) \
|
|
| ((a)<<(32-16)) \
|
|
| ((b)<<(32-21)) )
|
|
|
|
# define VCMPNEZB(t,a,b) .long (0x10000507 \
|
|
| ((t)<<(32-11)) \
|
|
| ((a)<<(32-16)) \
|
|
| ((b)<<(32-21)) )
|
|
|
|
/* Get 16 bytes for unaligned case.
|
|
reg1: Vector to hold next 16 bytes.
|
|
reg2: Address to read from.
|
|
reg3: Permute control vector. */
|
|
# define GET16BYTES(reg1, reg2, reg3) \
|
|
lvx reg1, 0, reg2; \
|
|
vperm v8, v2, reg1, reg3; \
|
|
vcmpequb. v8, v0, v8; \
|
|
beq cr6, 1f; \
|
|
vspltisb v9, 0; \
|
|
b 2f; \
|
|
.align 4; \
|
|
1: \
|
|
cmplw cr6, r5, r11; \
|
|
ble cr6, 2f; \
|
|
addi r6, reg2, 16; \
|
|
lvx v9, 0, r6; \
|
|
2: \
|
|
vperm reg1, v9, reg1, reg3;
|
|
|
|
/* TODO: change this to .machine power9 when minimum binutils
|
|
is upgraded to 2.27. */
|
|
.machine power7
|
|
ENTRY_TOCLESS (STRNCMP, 4)
|
|
/* Check if size is 0. */
|
|
cmpdi cr0, r5, 0
|
|
beq cr0, L(ret0)
|
|
li r0, 0
|
|
|
|
/* Check if [s1]+32 or [s2]+32 will cross a 4K page boundary using
|
|
the code:
|
|
|
|
(((size_t) s1) % PAGE_SIZE > (PAGE_SIZE - ITER_SIZE))
|
|
|
|
with PAGE_SIZE being 4096 and ITER_SIZE begin 32. */
|
|
rldicl r8, r3, 0, 52
|
|
cmpldi cr7, r8, 4096-32
|
|
bgt cr7, L(pagecross)
|
|
rldicl r9, r4, 0, 52
|
|
cmpldi cr7, r9, 4096-32
|
|
bgt cr7, L(pagecross)
|
|
|
|
/* For short strings up to 32 bytes, load both s1 and s2 using
|
|
unaligned dwords and compare. */
|
|
|
|
ld r7, 0(r3)
|
|
ld r9, 0(r4)
|
|
li r8, 0
|
|
cmpb r8, r7, r8
|
|
cmpb r6, r7, r9
|
|
orc. r8, r8, r6
|
|
bne cr0, L(different1)
|
|
|
|
/* If the strings compared are equal, but size is less or equal
|
|
to 8, return 0. */
|
|
cmpldi cr7, r5, 8
|
|
li r9, 0
|
|
ble cr7, L(ret1)
|
|
addi r5, r5, -8
|
|
|
|
ld r7, 8(r3)
|
|
ld r9, 8(r4)
|
|
cmpb r8, r7, r8
|
|
cmpb r6, r7, r9
|
|
orc. r8, r8, r6
|
|
bne cr0, L(different1)
|
|
cmpldi cr7, r5, 8
|
|
mr r9, r8
|
|
ble cr7, L(ret1)
|
|
/* Update pointers and size. */
|
|
addi r5, r5, -8
|
|
addi r3, r3, 16
|
|
addi r4, r4, 16
|
|
|
|
ld r7, 0(r3)
|
|
ld r9, 0(r4)
|
|
li r8, 0
|
|
cmpb r8, r7, r8
|
|
cmpb r6, r7, r9
|
|
orc. r8, r8, r6
|
|
bne cr0, L(different1)
|
|
cmpldi cr7, r5, 8
|
|
li r9, 0
|
|
ble cr7, L(ret1)
|
|
addi r5, r5, -8
|
|
|
|
ld r7, 8(r3)
|
|
ld r9, 8(r4)
|
|
cmpb r8, r7, r8
|
|
cmpb r6, r7, r9
|
|
orc. r8, r8, r6
|
|
bne cr0, L(different1)
|
|
cmpldi cr7, r5, 8
|
|
mr r9, r8
|
|
ble cr7, L(ret1)
|
|
|
|
/* Update pointers and size. */
|
|
addi r5, r5, -8
|
|
addi r3, r3, 16
|
|
addi r4, r4, 16
|
|
L(align):
|
|
/* Now it has checked for first 32 bytes, align source1 to doubleword
|
|
and adjust source2 address. */
|
|
vspltisb v0, 0
|
|
vspltisb v2, -1
|
|
or r6, r4, r3
|
|
andi. r6, r6, 0xF
|
|
beq cr0, L(aligned)
|
|
lvsr v6, 0, r4 /* Compute mask. */
|
|
clrldi r6, r4, 60
|
|
subfic r11, r6, 16
|
|
andi. r6, r3, 0xF
|
|
beq cr0, L(s1_align)
|
|
/* Both s1 and s2 are unaligned. */
|
|
GET16BYTES(v5, r4, v6)
|
|
lvsr v10, 0, r3 /* Compute mask. */
|
|
clrldi r6, r3, 60
|
|
subfic r11, r6, 16
|
|
GET16BYTES(v4, r3, v10)
|
|
VCMPNEZB(v7, v5, v4)
|
|
beq cr6, L(match)
|
|
b L(different)
|
|
|
|
/* Align s1 to qw and adjust s2 address. */
|
|
.align 4
|
|
L(match):
|
|
cmpldi cr7, r5, 16
|
|
ble cr7, L(ret0)
|
|
subf r5, r11, r5
|
|
add r3, r3, r11
|
|
add r4, r4, r11
|
|
andi. r11, r4, 0xF
|
|
beq cr0, L(aligned)
|
|
lvsr v6, 0, r4
|
|
clrldi r6, r4, 60
|
|
subfic r11, r6, 16
|
|
/* There are 2 loops depending on the input alignment.
|
|
Each loop gets 16 bytes from s1 and s2, checks for null
|
|
and compares them. Loops until a mismatch or null occurs. */
|
|
L(s1_align):
|
|
lvx v4, 0, r3
|
|
GET16BYTES(v5, r4, v6)
|
|
VCMPNEZB(v7, v5, v4)
|
|
bne cr6, L(different)
|
|
cmpldi cr7, r5, 16
|
|
ble cr7, L(ret0)
|
|
addi r5, r5, -16
|
|
addi r3, r3, 16
|
|
addi r4, r4, 16
|
|
|
|
lvx v4, 0, r3
|
|
GET16BYTES(v5, r4, v6)
|
|
VCMPNEZB(v7, v5, v4)
|
|
bne cr6, L(different)
|
|
cmpldi cr7, r5, 16
|
|
ble cr7, L(ret0)
|
|
addi r5, r5, -16
|
|
addi r3, r3, 16
|
|
addi r4, r4, 16
|
|
|
|
lvx v4, 0, r3
|
|
GET16BYTES(v5, r4, v6)
|
|
VCMPNEZB(v7, v5, v4)
|
|
bne cr6, L(different)
|
|
cmpldi cr7, r5, 16
|
|
ble cr7, L(ret0)
|
|
addi r5, r5, -16
|
|
addi r3, r3, 16
|
|
addi r4, r4, 16
|
|
|
|
lvx v4, 0, r3
|
|
GET16BYTES(v5, r4, v6)
|
|
VCMPNEZB(v7, v5, v4)
|
|
bne cr6, L(different)
|
|
cmpldi cr7, r5, 16
|
|
ble cr7, L(ret0)
|
|
addi r5, r5, -16
|
|
addi r3, r3, 16
|
|
addi r4, r4, 16
|
|
b L(s1_align)
|
|
.align 4
|
|
L(aligned):
|
|
lvx v4, 0, r3
|
|
lvx v5, 0, r4
|
|
VCMPNEZB(v7, v5, v4)
|
|
bne cr6, L(different)
|
|
cmpldi cr7, r5, 16
|
|
ble cr7, L(ret0)
|
|
addi r5, r5, -16
|
|
addi r3, r3, 16
|
|
addi r4, r4, 16
|
|
|
|
lvx v4, 0, r3
|
|
lvx v5, 0, r4
|
|
VCMPNEZB(v7, v5, v4)
|
|
bne cr6, L(different)
|
|
cmpldi cr7, r5, 16
|
|
ble cr7, L(ret0)
|
|
addi r5, r5, -16
|
|
addi r3, r3, 16
|
|
addi r4, r4, 16
|
|
|
|
lvx v4, 0, r3
|
|
lvx v5, 0, r4
|
|
VCMPNEZB(v7, v5, v4)
|
|
bne cr6, L(different)
|
|
cmpldi cr7, r5, 16
|
|
ble cr7, L(ret0)
|
|
addi r5, r5, -16
|
|
addi r3, r3, 16
|
|
addi r4, r4, 16
|
|
|
|
lvx v4, 0, r3
|
|
lvx v5, 0, r4
|
|
VCMPNEZB(v7, v5, v4)
|
|
bne cr6, L(different)
|
|
cmpldi cr7, r5, 16
|
|
ble cr7, L(ret0)
|
|
addi r5, r5, -16
|
|
addi r3, r3, 16
|
|
addi r4, r4, 16
|
|
b L(aligned)
|
|
/* Calculate and return the difference. */
|
|
L(different):
|
|
VCTZLSBB(r6, v7)
|
|
cmplw cr7, r5, r6
|
|
ble cr7, L(ret0)
|
|
VEXTUBRX(r5, r6, v4)
|
|
VEXTUBRX(r4, r6, v5)
|
|
subf r3, r4, r5
|
|
extsw r3, r3
|
|
blr
|
|
|
|
.align 4
|
|
L(ret0):
|
|
li r9, 0
|
|
L(ret1):
|
|
mr r3, r9
|
|
blr
|
|
|
|
/* The code now checks if r8 and r5 are different by issuing a
|
|
cmpb and shifts the result based on its output:
|
|
|
|
leadzero = (__builtin_ffsl (z1) - 1);
|
|
leadzero = leadzero > (n-1)*8 ? (n-1)*8 : leadzero;
|
|
r1 = (r1 >> leadzero) & 0xFFUL;
|
|
r2 = (r2 >> leadzero) & 0xFFUL;
|
|
return r1 - r2; */
|
|
|
|
.align 4
|
|
L(different1):
|
|
neg r11, r8
|
|
sldi r5, r5, 3
|
|
and r8, r11, r8
|
|
addi r5, r5, -8
|
|
cntlzd r8, r8
|
|
subfic r8, r8, 63
|
|
extsw r8, r8
|
|
cmpld cr7, r8, r5
|
|
ble cr7, L(different2)
|
|
mr r8, r5
|
|
L(different2):
|
|
extsw r8, r8
|
|
srd r7, r7, r8
|
|
srd r9, r9, r8
|
|
rldicl r3, r7, 0, 56
|
|
rldicl r9, r9, 0, 56
|
|
subf r9, r9, 3
|
|
extsw r9, r9
|
|
mr r3, r9
|
|
blr
|
|
|
|
/* If unaligned 16 bytes reads across a 4K page boundary, it uses
|
|
a simple byte a byte comparison until the page alignment for s1
|
|
is reached. */
|
|
.align 4
|
|
L(pagecross):
|
|
lbz r7, 0(r3)
|
|
lbz r9, 0(r4)
|
|
subfic r8, r8,4095
|
|
cmplw cr7, r9, r7
|
|
bne cr7, L(byte_ne_3)
|
|
cmpdi cr7, r9, 0
|
|
beq cr7, L(byte_ne_0)
|
|
addi r5, r5, -1
|
|
subf r7, r8, r5
|
|
subf r9, r7, r5
|
|
addi r9, r9, 1
|
|
mtctr r9
|
|
b L(pagecross_loop1)
|
|
|
|
.align 4
|
|
L(pagecross_loop0):
|
|
beq cr7, L(ret0)
|
|
lbz r9, 0(r3)
|
|
lbz r8, 0(r4)
|
|
addi r5, r5, -1
|
|
cmplw cr7, r9, r8
|
|
cmpdi cr5, r9, 0
|
|
bne cr7, L(byte_ne_2)
|
|
beq cr5, L(byte_ne_0)
|
|
L(pagecross_loop1):
|
|
cmpdi cr7, r5, 0
|
|
addi r3, r3, 1
|
|
addi r4, r4, 1
|
|
bdnz L(pagecross_loop0)
|
|
cmpdi cr7, r7, 0
|
|
li r9, 0
|
|
bne+ cr7, L(align)
|
|
b L(ret1)
|
|
|
|
.align 4
|
|
L(byte_ne_0):
|
|
li r7, 0
|
|
L(byte_ne_1):
|
|
subf r9, r9, r7
|
|
extsw r9, r9
|
|
b L(ret1)
|
|
|
|
.align 4
|
|
L(byte_ne_2):
|
|
extsw r7, r9
|
|
mr r9, r8
|
|
b L(byte_ne_1)
|
|
L(byte_ne_3):
|
|
extsw r7, r7
|
|
b L(byte_ne_1)
|
|
END(STRNCMP)
|
|
libc_hidden_builtin_def(strncmp)
|
|
#else
|
|
#include <sysdeps/powerpc/powerpc64/power8/strncmp.S>
|
|
#endif
|